

50-13139-01
Rev. B

INTERCEPTOR™ 147

2 Mbit/s and Data Analyzer

Reference Manual

APRIL 1995

©1992 Telecommunications Techniques Corporation®
20400 Observation Drive, Germantown, Maryland 20876
(800) 638-2049 or (301) 353-1550 (MD)
FAX (301) 353-9216
or contact your local distributor

Specifications, terms, and conditions are subject to
change without notice.



TABLE OF CONTENTS

SECTION	PAGE
GETTING STARTED	1-1
1.1 INTRODUCING THE INTERCEPTOR 147	1-1
1.2 OPTIONS FOR THE INTERCEPTOR 147	1-3
1.3 WARNINGS	1-4
1.4 UNPACKING INSTRUCTIONS	1-4
1.5 STANDARD EQUIPMENT AND ACCESSORIES	1-5
1.6 POWERING THE INTERCEPTOR 147..	1-5
1.7 INITIAL CHECK-OUT PROCEDURE	1-6
1.8 BASIC SETUP PROCEDURE	1-8
INSTRUMENT DESCRIPTION	2-1
2.1 OVERVIEW	2-1
2.2 TRANSMITTER	2-4
2.3 STATUS DATA INTERFACE	2-5
2.4 EXTERNAL CLOCK	2-7
2.5 DATA INTERFACE SIGNALING LEDES	2-7
2.6 DATA INTERFACE CONNECTORS	2-8
2.7 STATUS & ALARMS	2-10
2.8 RECEIVER	2-13
2.9 MISCELLANEOUS CONTROLS AND LEDES	2-16
2.10 DISPLAY, SCROLL, CURSOR, SELECT	2-18
2.11 SETUP	2-19
2.12 RESULTS	2-19
2.13 VOLUME CONTROLS AND SPEAKER	2-20
2.14 PRINTER CONTROLS	2-21
2.15 POWER	2-21
2.16 TOP PANEL OF THE TEST INSTRUMENT	2-16

Table of Contents

SECTION	PAGE
SETUP CATEGORIES	3-1
3.1 OVERVIEW	3-1
3.2 TEST MODE CATEGORY	3-2
3.3 CONFIGURATION CATEGORY	3-8
3.4 TIMESLOTS CATEGORY	3-28
3.5 ALARM/SIGNAL CATEGORY	3-34
3.6 AUXILIARY CATEGORY	3-38
TEST RESULTS	4-1
4.1 OVERVIEW	4-1
4.2 SUMMARY RESULTS	4-1
4.3 LOGIC & TIME RESULTS	4-2
4.4 SIGNAL, CODE & FAS RESULTS	4-5
4.5 CHAN. & SIGNALING RESULTS	4-10
4.6 PERFORMANCE RESULTS	4-12
USING A PRINTER	5-1
5.1 OVERVIEW	5-1
5.2 CONTROLS PRINT	5-2
5.3 RESULTS PRINT	5-2
5.4 AUTO PRINT — TIMED	5-4
5.5 AUTO PRINT — EVENT	5-5
5.6 HISTOGRAM PRINT	5-6
5.7 PRINTER SETUP	5-10
REMOTE CONTROL	6-1
6.1 OVERVIEW	6-1
6.2 REMOTE CONTROL OPERATION	6-2
6.3 COMMANDS AND QUERIES	6-3
6.4 ERROR MESSAGES	6-44
APPLICATIONS	7-1
7.1 OVERVIEW	7-1
7.2 IN-SERVICE MONITORING A 2048 KBIT/S CIRCUIT	7-1
7.3 OUT-OF-SERVICE TESTING A 2048 KBIT/S CIRCUIT	

7-3SECTION	PAGE
7.4 ANALOG/DIGITAL TESTING OF A VOICE CHANNEL	7-6
7.5 TROUBLESHOOTING AN NX56 OR NX64 KBIT/S CIRCUIT	7-8
7.6 COMMISSIONING A CUSTOMER'S NX64K SERVICE	7-12
7.7 MONITORING 2048 KBIT/S CIRCUITS FROM DS3 ACCESS POINTS	7-14
7.8 PERFORMING A BIT SLIP/ FRAME SLIP TEST	7-17
7.9 TESTING AT A DATA INTERFACE	7-19
7.10 TESTING MULTIPLEXED (DATA TO 2048 KBIT/S) CIRCUITS	7-21
7.11 TESTING DEMULTIPLEXED (2048 KBIT/S TO DATA) CIRCUITS	7-24
7.12 NOTES REGARDING ROUND-TRIP DELAY	7-24
SPECIFICATIONS	8-1
8.1 2 MBIT/S OPERATING MODES	8-1
8.2 V.11 DATA INTERFACE	8-5
8.3 V.35 DATA INTERFACE	8-5
8.4 X.21 DATA INTERFACE	8-6
8.5 V.24 DATA INTERFACE	8-6
8.6 CODIRECTIONAL 64 KBIT/S G.703 INTERFACE	8-7
8.7 PRINTER / REMOTE CONTROL INTERFACE	8-7
8.8 GENERAL	8-8
MAINTENANCE AND SERVICE	9-1
9.1 OVERVIEW	9-1
9.2 TROUBLESHOOTING	9-1
9.3 SERVICE	9-2
9.4 HOW TO CONTACT TTC	9-6

APPENDIX	PAGE
PRINTER / REMOTE	A-1
DATA COMMUNICATION INTERFACES	B-1
B.1 DATA COMMUNICATION LEADS	B-1
B.2 LEADS USED ON INTERFACES.....	B-1
B.3 PIN ASSIGNMENTS FOR DATA COMMUNICATION INTERFACES.....	B-2
B.4 SIGNAL LEADS FOR DATA COMMUNICATION INTERFACES.....	B-13
REMOTE CONTROL STATUS	
REGISTERS	C-1
C.1 REGISTER OPERATION	C-1
C.2 QUEUE AND BUFFER OPERATION	C-3
C.3 STATUS BYTE REGISTER GROUP	C-3
C.4 EVENT STATUS REGISTER GROUP	C-6
C.5 TEST SUMMARY REGISTER GROUP	C-8
C.6 LINE STATUS REGISTER GROUP	C-9
C.7 ALARM STATUS REGISTER GROUP	C-12
UNDERSTANDING G.821	
PERFORMANCE ANALYSIS	D-1
D.1 WHY CCITT G.821 PERFORMANCE ANALYSIS?	D-1
D.2 PERFORMANCE ANALYSIS RESULTS	D-1
D.3 DETERMINING AVAILABLE AND UNAVAILABLE SECONDS	D-2
D.4 DETERMINING DEGRADED MINUTES	D-6
UNDERSTANDING HISTOGRAMS	E-1
E.1 UNDERSTANDING HISTOGRAM GRAPHS	E-1
E.2 UNDERSTANDING HISTOGRAM LISTS.....	E-1
INDEX	INDEX-1

FIGURE	PAGE
2-1: INTERCEPTOR 147 (LEFT SIDE)	2-2
2-2: INTERCEPTOR 147 (RIGHT SIDE)	2-3
3-1: FORMAT OF THE TIMESLOTS DISPLAY	3-30
5-1: HISTOGRAM PRINT (GRAPH, GRAPH)	5-8
5-2: HISTOGRAM PRINT (GRAPH, ASCII)	5-9
5-3: HISTOGRAM PRINT (HIST TYPE IS LIST)	5-10
5-4: PRINTER CONNECTION	5-12
7-1: IN-SERVICE MONITORING OF A 2.048 MBIT/S CIRCUIT	7-1
7-2: OUT-OF-SERVICE TESTING OF A 2048 KBIT/S CIRCUIT	7-2
7-3: A/D TESTING OF A VOICE CHANNEL	7-6
7-4: TROUBLESHOOTING AN NX56 OR NX64 KBIT/S CIRCUIT	7-10
7-5: TROUBLESHOOTING A CUSTOMER'S NX64K SERVICE	7-12
7-6: MONITORING A 2 MBIT/S CIRCUIT FROM A DS3 ACCESS POINT	7-15
7-7: PERFORMING A BIT SLIP OR FRAME SLIP TEST	7-17
7-8: TESTING DATA CIRCUITS	7-19
7-9: TESTING MULTIPLEXED (2 MBIT/S TO DATA) CIRCUITS	7-21
7-10: TESTING DEMULTIPLEXED (2 MBIT/S TO DATA) CIRCUITS	7-24
B-1 DCE-TO-DTE INTERFACE DIAGRAM ..	B-2
B-2 DTE/INTF DIAGRAM	B-13
B-3 DTE/INTRNL DIAGRAM	B-14
B-4 DCE/INTRNL DIAGRAM	B-14
B-5 DCE/INTRNL/ST DIAGRAM	B-15
B-6 DCE/INTF/TT DIAGRAM	B-16
C-1 INTERCEPTOR 147 REGISTERS	C-1
C-2 REGISTER OPERATION	C-2
C-3 STATUS BYTE REGISTER	C-4
C-4 EVENT STATUS REGISTER GROUP ...	C-6
C-5 TEST SUMMARY REGISTER	C-8

FIGURE	PAGE
C-6 LINE STATUS REGISTER GROUP	C-9
C-7 ALARM STATUS REGISTER GROUP	C-12
D-1 DIVISION OF TEST SECONDS FOR PERFORMANCE ANALYSIS	D-1
D-2 SLIDING WINDOW AFTER 29TH TEST SECOND STILL IN AVAILABLE TIME	D-3
D-3 SLIDING WINDOW AFTER 88TH TEST SECOND STILL IN AVAILABLE TIME ...	D-3
D-4 SLIDING WINDOW AFTER 89TH TEST SECOND TRANSITION TO UNAVAILABLE TIME	D-4
D-5 SLIDING WINDOW AFTER 160TH TEST SECOND TRANSITION TO AVAILABLE TIME	D-5
E-1 SAMPLE HISTOGRAM GRAPH	E-1
E-2 TWO RESULTS BARS	E-5
E-3 SAMPLE LIST HISTOGRAM PRINT	E-6

TABLE	
3-1: TEST MODE CATEGORY	3-2
3-2: CONFIGURATION CATEGORY	3-8
3-3: TIMESLOTS CATEGORY	3-29
3-4: ALARM/SIGNAL CATEGORY	3-34
3-5: AUXILIARY CATEGORY	3-38
B-1 V.24 DCE CROSSOVER CABLE PIN ASSIGNMENTS	B-3
B-2 V.11 DCE CROSSOVER CABLE PIN ASSIGNMENTS	B-4
B-3 V.35 DCE CROSSOVER CABLE PIN ASSIGNMENTS	B-6
B-4 V.21 DCE CROSSOVER CABLE PIN ASSIGNMENTS	B-7
B-5 64K G.703 ADAPTER CABLE PIN ASSIGNMENTS	B-9
B-6 V.11 DTE ADAPTER CABLE PIN ASSIGNMENTS	B-9
B-7 V.35 DTE ADAPTER CABLE PIN ASSIGNMENTS	B-11

GETTING STARTED

1.1 INTRODUCING THE INTERCEPTOR 147

The INTERCEPTOR 147 2 Mbit/s and Data Analyzer is a hand-held, battery-operated digital communications test instrument. It can perform in-service and out-of-service analysis on 2048 kbit/s circuits, 64 (or 56) kbit/s timeslots (including individual, adjacent, or non-adjacent timeslots), as well as physical layer testing at data interface access points.

The front panel of the test instrument is arranged so that the test instrument is easy to use. To learn more about the functions of controls and indicators on the front panel, see Section 2, Instrument Description. To set up to test a digital communications circuit, see Section 3, Setup Categories.

As you conduct a test, the test instrument provides a number of test results that provide information about the circuit under test. For information about the test results, see Section 4, Test Results.

In addition to performing the tests and viewing the results, you can also connect a printer to the test instrument and print information regarding the test setup and test results. The information can be printed in a number of formats, including histogram format. For information regarding printing, see Section 5, Using a Printer.

Additionally, the test instrument can be controlled through a remote controller such as a personal computer. For information regarding remote control, see Section 6, Remote Control.

INTERCEPTOR 147 2 Mbit/s and Data Analyzer

The INTERCEPTOR 147 includes the following key features:

- Operates at 2 Mbit/s, Nx64, Mx64, Nx56, Mx56 kbit/s, and Data Communications rates
- Measures 2 Mbit/s signal level
- Performs digital and VF channel analysis
- Displays 2 Mbit/s timeslot activity
- Automatically detects 2 Mbit/s framing and pattern
- Performs bit slip and frame slip analysis and stress testing of network timing (Option 147-1)
- Detects REBE (Remote End Block Error) bits in 2Mbit/s mode
- Measures round trip delay
- Provides a 16K test mode
- Transmits NTPM, LEPM, and programmable ISDN (Sa6) loop codes
- Displays and prints Sa6 messages
- Generates frequencies from 50 bit/s to 2.048 Mbit/s
- Transmits and displays Transmic 2G (C-Bit) loop codes
- Performs M.2100 in-service performance analysis
- Provides remote control commands for remote operation
- Stores and recalls setup configuration
- Stores and prints Results with/without Histograms
- Squelches prints when high error rate produces too many prints

INTERCEPTOR 147 Applications include:

- Commissioning (pre-service testing) new 2048 kbit/s circuits
- In-service monitoring of 2048 kbit/s circuits
- Monitoring individual voice channels in 2048 kbit/s circuits

- Testing 64 (or 56) kbit/s, Nx64, or Mx64 kbit/s paths through digital cross-connect systems (DCS)
- Commissioning new fractional 2048 kbit/s services
- Out-of-service testing of 2 Mbit/s circuits by using ISDN NTPM and LEPM (Sa6) loop codes
- Out-of-service testing of 2 Mbit/s circuits by using Transmic 2G (C-Bit) loop codes
- Testing data circuits with an X.21, V.11, V.24, V.35, or codirectional 64 kbit/s G.703 interface
- Wrap (Mux/Demux) testing of multiplexers and Network Terminating Equipment (NTE)
- Testing 2 Mbit/s, Nx64, and Mx64 circuits for timing-related problems (with Option 147-1 installed)
- Stress testing equipment.

1.2 OPTIONS FOR THE INTERCEPTOR 147

Options for the test instrument are available to provide additional functionality. Currently, the following option is available.

Option 147-1, Timing Analysis Option

The Timing Analysis option allows you to input an external clock source. With this option, the test instrument can provide Bit Slip and Frame Slip results. With this option, the test instrument can also transmit at a user-set variable frequency offset from -20,000 ppm to +20,000 ppm. A data synthesizer is included with this option.

1.3 WARNINGS

Here is some important information to keep in mind as you use the test instrument.

WARNING: Do not remove the test instrument's cover when power is applied.

CAUTION: Do not operate the test instrument in an ambient temperature above 45°C. Operating the test instrument in higher temperatures can cause improper operation or damage.

1.4 UNPACKING INSTRUCTIONS

Inspect the test instrument shipping container for damage. If the container is damaged, keep the container until the contents of the shipment have been checked for completeness (see Section 1.5 and the packing list included in the shipment) and the test instrument has been checked physically and operationally (see Section 1.7).

If the shipment is incomplete or damaged, or if the test instrument does not pass its operational test, keep the shipping container and packaging materials for the carrier's inspection. Notify the carrier and TTC (see Section 9.4) or your local distributor.

If you have any questions regarding your order, available accessories, or options, contact TTC Customer Service or call your local TTC Representative (see Section 9.4).

1.5 STANDARD EQUIPMENT AND ACCESSORIES

The following standard equipment comes with every INTERCEPTOR 147.

- AC Mains power adapter
- Printer/Remote Control cable
- INTERCEPTOR 147 Reference Manual.

1.6 POWERING THE INTERCEPTOR 147

The test instrument is equipped with an internal, sealed, lead-acid battery. When fully charged, the battery can power the instrument for 3 to 6 hours, depending on test configuration.

The test instrument can also operate using AC Mains power. To connect to AC Mains power, use the AC Mains power adapter (which is supplied with each test instrument).

To recharge the internal battery, connect the test instrument to AC Mains power. While the test instrument is connected to AC Mains power, battery charging occurs automatically. From a complete discharge, the battery can be fully recharged in approximately 8 hours if the test instrument is not powered on.

1.7 INITIAL CHECK-OUT PROCEDURE

The check-out procedure described in this section assumes that your test instrument is still in its factory default configuration. If you have changed the test instrument's setup before performing this procedure, return the test instrument to its factory default setup by clearing memory.

If you need information about how to operate the test instrument, see Section 2, Instrument Description.

Perform the following check-out procedure as soon as possible after unpacking the test instrument.

1. Press POWER to turn on the INTERCEPTOR 147

Verify that the following steps occur.

- The Liquid Crystal Display (LCD) performs its power-on test for about 2 seconds.
- All Light-Emitting Diodes (LEDs) illuminate for about one second. The 2M TX POWER OFF LED illuminates only briefly.
- The current software revision appears in the LCD for a few seconds.
- The LCD back-light switches on and remains on. The LCD back-light switches off automatically after about 5 minutes of inactivity. The LCD back-light comes back on when you press any control.

2. Verify the SELF LOOP LED is on

3. Select the TEST MODE setup category

To select the TEST MODE setup category, press SETUP until the TEST MODE yellow LED illuminates. In the display, verify Test is set to 2M and Test Mode is set to 2048K.

- 4. Select the CONFIGURATION setup category**
Press SETUP to select the CONFIGURATION setup category. In the top line of the display, verify Transmitter is set to ON.
- 5. Set Framing to MFAS-CRC**
Press the CURSOR down control to move the cursor under the current Framing selection (at this point it should be AUTO). Then, press the SELECT up or down control until Framing is set to MFAS-CRC.
- 6. Set Pattern to 2²³-1**
Move the cursor under the current Pattern selection (at this point it should be AUTO). Then, press the SELECT up or down control until Pattern is set to 2²³-1.
- 7. Select the AUXILIARY setup category**
Verify Tx Coding is set to HDB3.
- 8. Verify the appropriate Status LEDs are on**
Green: SIGNAL, FAS SYNC, MFAS SYNC, and PATTERN SYNC.
Yellow: CRC-4.
- 9. Select the SUMMARY Results category**
Press RESULTS until the LED illuminates for the SUMMARY Results category.
- 10. Press RESTART**
Verify the following message is displayed:
Results OK.
- 11. Press ERROR INSERT one time**
Verify the SUMMARY display shows Bit Errs and CRC Errs results equal 1. Each time you press ERROR INSERT, the Bit Errs and CRC Errs results should increase by 1.

INTERCEPTor 147 2 Mbit/s and Data Analyzer

12. Initiate continuous error rate

Hold down ERROR INSERT until the ERROR INSERT LED illuminates. The Bit Errs and CRC Errs results should begin to increment.

13. Select the LOGIC & TIME Results category

14. Press RESTART to clear all results

After two seconds, verify the display shows *BER: 1.00 E-03*.

If you have any questions about this procedure, or if your test instrument does not pass this operational test, contact TTC Customer Service (see Section 9.4).

1.8 BASIC SETUP PROCEDURE

Setting up the test instrument to perform circuit analysis is facilitated by the easy-to-use front panel and display categories.

Following is a typical sequence of steps to use in setting up the test instrument to perform a test.

1. Turn off PANEL LOCK

Before beginning any test instrument setup procedures, verify that the PANEL LOCK LED is off. If PANEL LOCK is on, then no setup changes are allowed. To turn off PANEL LOCK, hold down PANEL LOCK (for approximately 5 seconds) until the LED turns off.

2. Configure the 147 for the test

Use the SETUP categories to configure the INTERCEPTOR 147 for the test you want to perform. The SETUP categories and the items within each category are arranged in a logical order, so you can proceed from top to bottom to properly set up a test. That is, start with the TEST MODE category, then proceed to the CONFIGURATION category, and so on.

In each category, only applicable items are displayed, depending on the setup you have specified in earlier categories and items. This feature makes setup simpler and faster.

3. Turn off SELF LOOP

Verify the SELF LOOP LED is off. Unless you are performing a self-check of the test instrument, SELF LOOP should always be off.

4. Turn off ERROR INSERT

If you do not want to generate errors, verify the ERROR INSERT LED is off.

5. Select the 2 Mbit/s RECEIVER input mode

For 2 Mbit/s testing only, use the RECEIVER control to select the receiver connector and mode.

NOTE: Be sure to perform this step before connecting the test instrument RECEIVER to the equipment under test. Improper receiver input mode selection (for example, TERM instead of BRIDGE) could result in bit errors on a live circuit under test when monitoring from a point not equipped with isolation resistors.

*INTERCEPTor 147 2 Mbit/s and Data Analyzer***6. Connect the 147 to the circuit**

Connect the circuit under test to the test instrument's RECEIVER and TRANSMITTER as applicable.

7. Press RESTART to begin a test

To restart (that is, start a new test), press RESTART. (A new test is also begun when you change certain test setup configurations, such as changing test mode.)

INSTRUMENT DESCRIPTION

2.1 OVERVIEW

The front panel of the INTERCEPTOR 147 is designed so that it is easy to use. Associated items are grouped together; items are clearly labeled; and LEDs illuminate so that you can see at a glance the status of the circuit under test. The test instrument includes:

- Connectors for connecting to the circuit under test and to peripheral devices
- LEDs that illuminate to provide information
- Controls that you press to initiate an action.

For a view of the front panel, see Figures 2-1 and 2-2.

The left side of the test instrument primarily includes items regarding the 2 Mbit/s transmitter and the Data communications interfaces. The right side of the test instrument includes items regarding the 2 Mbit/s receiver, as well as items regarding the setup of the test instrument and the display of test results.

For information about the individual sections of the test instrument, see the subsections that follow the Figures.

2

INTERCEPTOR 147 2 Mbit/s and Data Analyzer

Instrument Description




Figure 2-1
INTERCEPTOR 147 (Left Side)





Figure 2-2
INTERCEPTOR 147 (Right Side)

2.2 TRANSMITTER

The TRANSMITTER portion of the front panel includes connectors, LEDs, and controls that are associated with the transmitter side of the test instrument.



TRANSMITTER Connectors (120Ω and 75Ω)

The TRANSMITTER connectors are used to connect the INTERCEPTOR 147 to the circuit or equipment under test so that you can transmit a 2048 kbit/s signal. Use the 120 Ω 3-pin Siemens connector to connect to balanced 2 Mbit/s interfaces. Use the 75 Ω connector (BNC or 1.6/5.6 mm) to access unbalanced 2 Mbit/s interfaces. (For information regarding Data transmitter connectors, see Section 2.6 Data Interface Connectors.)

2M TX POWER OFF

The 2M TX POWER OFF (2 Mbit/s Transmitter Power Off) LED illuminates when the 2 Mbit/s Transmitter is off. (See the Transmitter item in the CONFIGURATION Setup category.) Less power is consumed (and therefore the battery will last longer) when the Transmitter is turned off.

SELF LOOP

Press SELF LOOP to turn Self Loop on or off. When Self Loop is on, the red LED illuminates.

While Self Loop is on, the transmitter and receiver are connected internally for the 2 Mbit/s or Data circuitry, as appropriate. Self Loop is therefore used only to perform instrument self-checks.


ERROR INSERT

ERROR INSERT is used to generate and insert errors into the transmitted signal. (For information regarding the type of error that is inserted, see the Error Type item in the AUXILIARY setup category.)

To insert a single error, press ERROR INSERT once. To insert a constant 10^{-3} error ratio in the transmitted stream, hold down ERROR INSERT until the LED illuminates. To stop inserting errors, press ERROR INSERT again so that the LED extinguishes.

2.3 STATUS DATA INTERFACE

The LEDs in the left (TRANSMIT) column illuminate to indicate which interface is being used on the transmit side. The LEDs in the right (RECEIVE) column illuminate to indicate which interface is being used on the receive side.



Following are some examples showing which LEDs are illuminated for various configurations. (For more information regarding the setup referred to in the examples, see Section 3, Setup Categories.)


2

INTERCEPTOR 147 2 Mbit/s and Data Analyzer

Monitoring a 2 Mbit/s Circuit

In this example, you are monitoring a 2 Mbit/s circuit. Since it is not needed, the Transmitter is off.


Setup: Test is set to 2M.
Transmitter is OFF.



Testing a Data Circuit

In this example, you are testing a Data circuit which has a V.11 interface.



Setup: Test is set to DATA.
Intf is set to V.11.



Performing a Demultiplex Test

In this example, you are testing a circuit where the INTERCEPTOR 147's transmit side is a 2 Mbit/s circuit, and the receive side is a Data circuit with an X.21 interface.


Setup: Test is set to DEMUX.
TX→RX is set to 2M→DATA.
Intf is set to X.21.



2


INTERCEPTOR 147 2 Mbit/s and Data Analyzer

In this example, the INTERCEPTOR 147 is replacing a DTE, and (since a V.35 interface is being tested) is currently receiving a CTS signal (also known as CCITT data lead 106) from the DCE.



2.6 DATA INTERFACE CONNECTORS

Use the appropriate data interface connector to connect the test instrument to the data circuit you are testing. Use the 25-pin D-type V.24 interface connector to connect to V.24 data interfaces. Use the 50-pin D-type interface connector to connect to V.11, V.35, and 64 kbit/s G.703 codirectional interfaces. Use the 15-pin X.21 interface connector to connect to X.21 data interfaces. For information regarding what information is carried on each of the pins for each of the interfaces, see Appendix B.



Use the appropriate cable to connect the test instrument to the circuit under test (see Table 2-1).

Table 2-1
Data Interface Cables

Interface	Emulating	Use this cable:
V.24	DTE	Standard V.24 DTE cable (such as TTC's model 10213 cable).
V.24	DCE	TTC's V.24 DCE crossover cable (model 31365)
X.21	DTE	Standard X.21 DTE cable (such as TTC's model 31271 cable).
X.21	DCE	TTC's X.21 DCE crossover cable (model 31366)
V.11	DTE	TTC's V.11 DTE adapter cable (model 42892)
V.11	DCE	TTC's V.11 DCE crossover cable (model 42941)
V.35	DTE	TTC's V.35 DTE adapter cable (model 42895)
V.35	DCE	TTC's V.35 DCE crossover cable (model 42942)
Co-directional 64K G.703cable		TTC's G.703 adapter (model 42943)

2.7 STATUS & ALARMS

The STATUS & ALARMS section provides immediate and easy-to-see information regarding the status of the received signal (see Figure 2-3).

The colors used for the current and history LEDs help to quickly identify conditions. Green LEDs indicate a positive condition (for example, the signal is being received and synchronization is being achieved). Yellow LEDs provide general information about the received signal. Red LEDs indicate a negative condition: either an alarm is being (or has been) received, or a positive condition has been lost.




Figure 2-3
Status & Alarms LEDs

The current and history LEDs for a given item may be off or on at the same time. The meaning of the various on/off conditions for the LEDs is as follows:

History LED off, and current LED off.

The condition is not detected now and has never been detected during this test period.

History LED off, and current LED on.

The condition is detected now and has been detected continuously since it was first detected during this test period. Indicates a current condition.

History LED on, and current LED off.

The condition is not detected at the moment, but has been detected at least once during this test period. Indicates an intermittent condition or one-time event.

History LED on, and current LED on.

The condition is detected now, but has not been detected continuously since it was first detected during this test period. Indicates a recurring condition that currently exists.

The STATUS & ALARMS LEDs are described as follows.

SIGNAL

In a 2M test, the green current status SIGNAL LED illuminates when the test instrument detects a valid received 2 Mbit/s signal.

In a Data test, the green current status SIGNAL LED illuminates when the test instrument detects clock presence.

In a 2M test, the red history SIGNAL LED illuminates when, after detecting a valid received 2 Mbit/s signal, the signal is lost. The history LED remains illuminated even after the signal is again detected.

In a Data test, the red history SIGNAL LED illuminates when, after detecting clock presence, the clock is lost. The history LED remains illuminated even after clock presence is again detected.

FAS SYNC

The green current status LED for FAS SYNC illuminates when the test instrument achieves Frame Alignment Signal (FAS) synchronization with the received signal. This LED remains on while testing a valid 2.048 Mbit/s signal containing a valid (G.704-compatible) Frame Alignment Signal.

MFAS SYNC

The MFAS SYNC LED illuminates when the test instrument achieves Multiframe Alignment Signal (MFAS) synchronization.

PATTERN SYNC

The PATTERN SYNC LED illuminates when the test instrument achieves pattern synchronization.

PATTERN INVERT

The PATTERN INVERT LED illuminates when the test instrument detects pattern inversion (that is, expected ones are received as zeros and expected zeros are received as ones).

CRC-4

The CRC-4 LED illuminates when the test instrument achieves synchronization with the CRC (Cyclic Redundancy Check) bit sequence.

OCTET TIMING

The OCTET TIMING LED illuminates when octet timing is detected when receiving a 64 kbit/s G.703 codirectional signal.

AIS

The AIS (Alarm Indication Signal) LED illuminates when the receiver detects AIS (unframed all 1's).

TS16 AIS

The TS16 AIS (Timeslot 16 Alarm Indication Signal) LED illuminates when the receiver detects TS16 AIS (that is, Timeslot 16 in the frames of the received signal contains all 1's). A TS16 AIS implies that multiframe synchronization has been lost.

FAS DISTANT

The FAS DISTANT (Frame Alignment Signal Distant alarm) LED illuminates when the 2 Mbit/s receiver detects an FAS Distant alarm. An FAS Distant alarm indicates the distant end has lost frame synchronization or has lost the signal.

MFAS DISTANT

The MFAS DISTANT (Multiframe Alignment Signal Distant alarm) LED illuminates when the 2 Mbit/s receiver detects an MFAS Distant alarm. An MFAS Distant alarm indicates that the distant end has lost multiframe synchronization.

PATTERN SLIP


The PATTERN SLIP LED illuminates each time a pattern slip is detected in the received test pattern. Pattern slips generally occur when a network element, such as a digital cross-connect system (DCS) or higher-order multiplexer, experiences a controlled or uncontrolled timing slip. Pattern slip monitoring is a useful tool for detecting and troubleshooting network timing problems.

HISTORY RESET

The Status and Alarms section also includes a HISTORY RESET control. Press HISTORY RESET to extinguish the history LEDs.

2.8 RECEIVER

The RECEIVER section pertains to the testing of 2 Mbit/s signals, and includes input connectors, the RECEIVER control and LEDs.



WARNING: Select the Receiver mode and connector before you connect the test instrument to the circuit under test. Not following this order could result in damage to the test instrument.

2.8.1 Receiver Connectors

When you connect the test instrument to the 2 Mbit/s signal under test, use the appropriate connector as described below.

120 Ω Connector

When you are testing a balanced circuit, use a three-pronged Siemens connector cable to connect the test instrument (using the 120 Ω Receiver connector) to the circuit under test.

75 Ω Connector

When you are testing an unbalanced circuit, use a 75 Ω coaxial cable to connect the test instrument (using the 75 Ω Receiver connector, which can be a BNC or an optional 1.6/5.6 mm connector) to the circuit under test.


2.8.2 Receiver Control and LEDs

Use the control in the RECEIVER section to select the Receiver mode and circuit impedance. Press the control until the LEDs illuminate for the appropriate mode (MON, TERM, or BRIDGE) and circuit impedance (75 Ω or 120 Ω).

MON (Monitor)

Use MON (Monitor) mode to monitor a 2 Mbit/s signal (such as when you are performing in-service, or non-intrusive, tests) at a resistor-isolated monitor point. Resistor-isolated monitor points may be provided at main distribution frames (MDFs), network terminating equipment (NTE), network termination units (NTUs), or at cross-connect locations. Monitor mode provides Automatic Gain Control (AGC) to compensate for loss caused by monitor points or cable losses.


The following diagram illustrates a typical Monitor mode application.



Instrument Description

TERM (Terminate)

Use TERM (Terminate) mode to terminate the circuit at the test instrument (such as when you are performing out-of-service tests on a 2.048 Mbit/s link at G.703-compatible points).



2


INTERCEPTOR 147 2 Mbit/s and Data Analyzer

Instrument Description

Terminate mode also provides automatic cable equalization (such as when you are testing on the network, or line, side of multiplexers, NTE, or NTUs), as illustrated below.

BRIDGE

Use BRIDGE mode to monitor a 2 Mbit/s signal (such as when you are performing in-service, or non-intrusive, tests) from a monitor point that is not equipped with isolation resistors (as illustrated below). With BRIDGE mode, the test instrument provides an input impedance of greater than 1000Ω and provides automatic cable equalization so that the testing will not affect the circuit under test.



2.9 MISCELLANEOUS CONTROLS AND LEDES

Below the RECEIVER section are the BATTERY LOW LED, the PANEL LOCK control and LED, the RESTART control, and the DISPLAY HOLD control and LED.

BATTERY LOW (LED)

The BATTERY LOW LED illuminates when the rechargeable battery has approximately 10 minutes of power left.

If the battery is low when you turn the power on, the following message appears:

BATTERY LOW!

If the battery power is too low, the test instrument will not power on until you connect it to an AC Mains power source or until the battery has been recharged.

PANEL LOCK (Control and LED)

Press PANEL LOCK to disable all controls on the front panel except PANEL LOCK. (Locking the panel can be useful if you are performing a long test and you do not want anyone to accidentally change any of the settings.) The LED illuminates when the panel is locked.

To unlock the panel, hold down PANEL LOCK until the LED extinguishes.

RESTART

When all setup selections have been made and the test instrument is properly connected to the circuit under test, press RESTART to start a new test. Starting a new test clears accumulated test results, clears any errors detected during the connection process, and begins a new test period.


DISPLAY HOLD (Control and LED)

At any time during a test, you can press DISPLAY HOLD to “freeze” the display to view rapidly changing results. (For information about results, see Section 4, Test Results.) This capability is useful, for example, when recording errors as a function of time. DISPLAY HOLD has no effect on result accumulation which continues normally. To “unfreeze” the display, press DISPLAY HOLD again.

2.10 DISPLAY, SCROLL, CURSOR, SELECT

The liquid crystal display (LCD) shows either the setup configuration or test results, depending on whether you most recently pressed **SETUP** or **RESULTS**. The display can show one page, or four lines, of a category list at a time.

A sample display is shown in the following diagram. The up/down arrows appear in the left margin of the display when there is more to see above or below the current items displayed.



To control the display, use the following controls.

SCROLL (Up and Down)

Press the **SCROLL** up (or down) control to scroll up (or down) the display, a page at a time.

CURSOR (Up, Down, Left, and Right)


Press the appropriate **CURSOR** control to move the cursor (flashing box) up, down, left, or right within the display.

SELECT (Up and Down)

To change the selection for a given item, move the cursor to the selection and press the **SELECT** up (or down) control until the desired selection appears.

2.11 SETUP


Press **SETUP** to select one of the **SETUP** categories. The LED next to the selected **SETUP** category illuminates. Repeatedly press **SETUP** to scroll from one **SETUP** category to the next.



When you select one of the **SETUP** categories, the Display lists the items for that category. (For information about the items in the **SETUP** categories, see the section on Setup Categories.)

2.12 RESULTS

Press **RESULTS** to select one of the **RESULTS** categories. The LED next to the selected **RESULTS** category illuminates. Repeatedly press **RESULTS** to scroll from one **RESULTS** category to the next.



When you select one of the **RESULTS** categories, the test results in that category are displayed in the Display. (For information about the items in the **RESULTS** categories, see the section on Test Results.)

2.13 VOLUME CONTROLS AND SPEAKER

The VOLUME controls are used to control the volume level of the integrated speaker. The integrated speaker is used to monitor a voice channel. (You can specify the voice channel to be monitored by selecting a receive timeslot in the RxTS item in the TIMESLOTS Setup category or in the Timeslot item in the CHAN. & SIGNALING Results category.)



To increase the speaker volume, press the VOLUME up control. To decrease the speaker volume, press the VOLUME down control. When you press the VOLUME up or down control, the Display temporarily displays a graphical depiction of the volume level. The blackened box indicates the current volume level (from OFF to maximum loudness); as you press one of the VOLUME controls, the blackened box moves to illustrate the new volume level. When you no longer press a VOLUME control, the volume chart disappears and the Display returns to its normal contents.

NOTE: VOLUME CONTROL is available only when Test Mode is set to VOICE.

VOLUME CONTROL
OFF ■■■■■■■■■■■■ MAX

2.14 PRINTER CONTROLS

Use the PRINTER controls in conjunction with Printer operation. (For more information about using the Printer, see Section 5, Using a Printer.)

PRINTER CLEAR Control

To erase any Prints stored in the Print Buffer for later printing, press CLEAR. To avoid accidentally clearing the Print Buffer, the prompt message *Printer Clear (Y/N)* is displayed, which alerts the operator prior to erasing the stored printouts.

PRINTER RESULTS Control

To prepare a Results Print, press PRINTER RESULTS. If a printer is properly connected, the Print will be printed. If a printer is not connected, the Print is stored in the Print Buffer. (For more information about Results Prints, see Section 5, Using a Printer.)

PRINTER CONTROLS Control


To prepare a Controls Print, press PRINTER CONTROLS. If a printer is properly connected, the print will be printed. If a printer is connected properly, the Print is printed. If a printer is not connected, the Print is stored in the Print Buffer. (For more information about Controls Prints, see Section 5, Using a Printer.)

2.15 POWER

Press POWER to turn the INTERCEPTOR 147 power on or off.

2.16 TOP PANEL OF THE TEST INSTRUMENT

The top panel of the test instrument includes the LED and two connectors that are described following the figure.



BATTERY CHARGING (LED)

The BATTERY CHARGING LED illuminates when the test instrument is connected to an AC Mains power source for recharging.

9V DC (AC Mains Power Adapter) Connector

To recharge the test instrument's battery, or to operate on AC Mains (versus battery) power, plug one end of the AC Mains Power Adapter into the 9V DC connector, and connect the other end of the adapter into an AC Mains power source. (The test instrument can remain connected to AC Mains power indefinitely; the battery cannot become "overcharged.")

WARNING: Use the TTC-supplied AC Mains Power Adapter. Use only the TTC-supplied AC Mains Power Adapter. This adapter supplies 9 VDC and uses positive outer polarity. Damage may result from the use of an incorrect adapter.

PRINTER / REMOTE CONTROL Connector

Use the PRINTER / REMOTE CONTROL adapter cable to connect the INTERCEPTOR 147 to a printer or to a remote controller. To use a printer or remote controller, connect one end of the Printer/Remote Control cable into the PRINTER / REMOTE CONTROL connector, and plug the other end into the printer or remote controller.

NOTE: Since the same PRINTER / REMOTE CONTROL connector is used for connecting to a printer or a remote controller, you cannot use both a printer and a remote controller at the same time.

For information about connecting and using a printer, see Section 5, Using a Printer. For information about connecting and using a remote controller, see Section 6, Remote Control.

2

INTERCEPTOR 147 2 Mbit/s and Data Analyzer

Instrument Description

SETUP CATEGORIES

3.1 OVERVIEW

Use the INTERCEPTOR 147 SETUP categories to set up the test instrument for the test you want to perform.

There are five SETUP categories: TEST MODE, CONFIGURATION, TIMESLOTS, ALARM/SIGNAL, and AUXILIARY. The SETUP categories, and the items within each category, are arranged in a logical order so you can proceed from top to bottom to properly set up a test. (That is, start with the TEST MODE category, then proceed to the CONFIGURATION category, and so on.)

To automatically simplify setup, items in each category are displayed only if they are applicable (depending on previous setup selections). For example, if transmitter power is turned off, then any item having to do with the transmitter (such as the Tx Clock and Tx Alarm) are not displayed.

To select the category you want to view, press SETUP. Then press SCROLL or CURSOR to view the individual items in that category. Press CURSOR to move the cursor to the selection you want to change, and press SELECT to change the selection for that item.

The SETUP categories (and all possible items in each category) are described in the following subsections.

3.2 TEST MODE CATEGORY

Use the TEST MODE category to specify the type of test you want to perform. To set up the items in the TEST MODE category, press SETUP until the TEST MODE LED illuminates. Specify the selection for Test first, since it will determine what other items are applicable (and, therefore, available) in the TEST MODE (and other) categories.

Below is an example setup for the TEST MODE category. In this example, Test is set to 2M. As a result, the remaining lines are those that apply in 2M testing situations.

```

Test                2M
Test Mode          Nx64K
Channel            NORMAL
(Chan Rate        64Kbps)

```

For a summary of the TEST MODE items, see Table 3-1. TEST MODE item descriptions begin after the table.

Table 3-1
TEST MODE Category

Item	Selections
Test	2M, DATA, MUX
Test Mode	2048K, VOICE, 64K, Nx64K, Mx64K
Channel	NORMAL (64Kbps), RESTRICTED (56Kbps)
TX → RX	2M → DATA, DATA → 2M
Intf	64k G.703, V.35, X.21, V.11, V.24 SYNC, V.24 ASYNC
2M	64K, Nx64K, Mx64K, 56K, Nx56K, Mx56K

3.2.1 Test

Use the Test item to specify the type of test you want to perform. The following Test selections are available.

2M

Select 2M for tests on a 2 Mbit/s (or Nx64 kbit/s) circuit.

DATA

Select DATA for tests at a data communications interface.

MUX

Select MUX to perform a multiplex/demultiplex test on a data circuit and a 2 Mbit/s circuit.

NOTE: When Test is set to MUX, the test instrument is automatically configured as a DTE. (For more information, see Emulate in the CONFIGURATION category.)

3.2.2 Test Mode

When you are testing a 2 Mbit/s circuit, use the Test Mode item to specify whether you want to test the entire 2 Mbit/s circuit or just a portion of the 2 Mbit/s circuit (for example, a single timeslot or more than one contiguous or non-contiguous timeslots).

The following Test Mode selections are available.

2048K

Select 2048K for full bandwidth test of a 2 Mbit/s link.

VOICE*

Select VOICE to perform analog (level and frequency), or channel-associated, signaling tests on any PCM-encoded voice channel carried on a selected 64 (or 56) kbit/s timeslot in a 2 Mbit/s link.

When Test Mode is set to VOICE, the speaker is activated so that the traffic or a test tone on the selected timeslot can be monitored. Also, when Test Mode is set to VOICE, a PCM-encoded 1020 Hz test tone is automatically inserted into the selected timeslot of the transmitted signal.

64K*

Select 64K to perform tests on an individual 64 (or 56) kbit/s timeslot in a 2 Mbit/s circuit.

Nx64K*

Select Nx64K for tests on a circuit composed of N contiguous 64 (or 56) kbit/s timeslots in a 2 Mbit/s circuit.

Mx64K*

Select Mx64K for tests on M non-contiguous 64 (or 56) kbit/s timeslots in a 2 Mbit/s circuit.

- * For all Test Mode selections (except 2048K), you must specify which timeslots of the 2 Mbit/s signal are to be tested. For more information, see items in the TIMESLOTS category.

3.2.3 Channel

Use the Channel item to configure the test instrument for normal (64 kbit/s) or restricted (56 kbit/s) timeslot operation.

UNDERSTANDING NORMAL AND RESTRICTED OPERATION:

2.048 Mbit/s channels are made up of individual channels that operate at 64 kbit/s (normal operation) or 56 kbit/s (restricted operation, found mainly in circuits originating from the USA). In either case, each channel is created by sampling a signal (such as a telephone conversation) at a rate of 8,000 times per second.

In the case of normal operation, eight bits are used to represent each sample; and therefore the channel rate is 64 kbit/s (8 x 8,000 bit/s).

In the case of restricted operation, however, the last bit of every byte is set to 1. Therefore, only seven bits are available to encode each sample, and the channel rate is 56 kbit/s (7 x 8,000 bit/s).

The following Channel selections are available.

NORMAL

Select NORMAL to test a normal bandwidth (64 kbit/s) timeslot(s).

RESTRICTED

Select RESTRICTED to test a restricted bandwidth (56 kbit/s) timeslot(s).

3.2.4 TX → RX

Use the TX → RX item to specify whether you want to conduct a demultiplexing or multiplexing test. (This item is available only when Test is set to MUX.)

The following selections are available for TX → RX.

2M → DATA

Select 2M → DATA to test a demultiplexer (transmit on a 2 Mbit/s interface and receive the signal at a data interface).

DATA → 2M

Select DATA → 2M to test a multiplexer (transmit a 64 or 56 kbit/s signal [or multiple thereof] at a data interface and receive a 2 Mbit/s signal).

3.2.5 Intf

The Intf (Interface) item is used to specify the type of interface being used on the data circuit. The following interface selections are available.

64k G.703

For testing a 64 kbit/s G.703 codirectional data communications interface.

V.35

V.35 interface; V.35/306; For testing a V.35 interface.

X.21

For testing at an X.21 interface.

V.11

For testing at a V.11 interface.

V.24 SYNC

For testing at a V.24 interface which is synchronously timed.

V.24 ASYNC

For testing at a V.24 interface which is asynchronously timed. (Note: This selection is not available if Test is set to MUX.)

3.2.6 **2M**

The 2M item is used to specify the channel type to be tested on the 2 Mbit/s side of a MUX test. The following 2M selections are available.

64K

Select 64K to perform tests on an individual 64 kbit/s timeslot* in a 2 Mbit/s link.

Nx64K

Select Nx64K to perform tests on N contiguous 64 kbit/s timeslots* in a 2 Mbit/s link.

Mx64K

Select Mx64K to perform tests on M non-contiguous 64 kbit/s timeslots* in a 2 Mbit/s link.

56K

Select 56K to perform tests on an individual 56 kbit/s timeslot* in a 2 Mbit/s link.

Nx56K

Select Nx56K to perform tests on N contiguous 56 kbit/s timeslots* in a 2 Mbit/s link.

Mx56K

Select Mx56K to perform tests on M non-contiguous 56 kbit/s timeslots* in a 2 Mbit/s link.

- * For information on how to specify which timeslot(s) in the link are to be tested, see the TIMESLOTS category.

3.3 CONFIGURATION CATEGORY

The CONFIGURATION category is used to configure key items associated with the transmitter and receiver.

To set up the items in the CONFIGURATION category, press SETUP one or more times until the LED for the CONFIGURATION setup category illuminates. For each item, select the desired setting.

Below is an example of a CONFIGURATION setup. In this example, Test is set to 2M.

```

Transmitter      OFF
Framing          MFAS
Pattern          2^15-1

```

For a summary of the CONFIGURATION items, see Table 3-2. For descriptions of the CONFIGURATION category items, see the subsections following the Table.

Table 3-2
CONFIGURATION Category

Item	Available Selections
Transmitter	ON or OFF
Thru Mode	ON or OFF
Framing	AUTO, UNFRAMED, FAS, FAS-CRC, MFAS, or MFAS-CRC
REBEs	ON or OFF
Tx Clock	INTERNAL (or INT 2048K [*]), RECOVERED, 2M REF [*] , or ΔPPM [*]
ΔPPM	±20,000 ppm in 1 ppm steps [*]
2M Ref Input	MON, BRIDGE, TERM

Table 3-2
CONFIGURATION Category (Continued)

	Item Available Selections
TS Idle	An 8-bit word that can be edited bit-by-bit. (See the text for details.)
Loopcodes	OFF, SA6BITS, or CBITS
Sa6bits	IDLE, 2M NTPM, 2M LEPM, or 2M PROG
2M PROG	Selects the Sa6 programmable loop code
CBIT	Displays the number of the C-Bit the user has selected
CBIT Status	Displays the bit name and TX status in text form
CBIT Word	Displays and allows editing of the C-Bit word in the form F0000111100000
CBIT MODE	EDIT or SEND Transmits last selected C-Bits when in EDIT mode.
Pattern	AUTO, MARK, SPACE, 1:1, 1:3, 1:4 2 ⁶ -1, 2 ⁹ -1, 2 ¹¹ -1, 2 ¹⁵ -1, 2 ²⁰ -1, 2 ²³ -1QRSS, TS BYTE, PRGM, DELAY, or FOX
Program Pattern	A 1- to 24-bit Pattern word that can be edited bit-by-bit. (See the text for details.)
TS Byte	An 8-bit word that can be edited bit-by-bit. (See the text for details.)
Emulate	DTE or DCE
Rate	2048K, 1984K, 1536K, 1024K, 512K, 384K, 256K, 128K, 64K, 56K, 48K, 38.4K, 19.2K, 9.6K, 4.8K, 2.4K, 1.2K, 600, 300SYNTH*

Table 3-2
CONFIGURATION Category (Continued)

Item	Available Selections
Synth Rate	50 to 2,048,000 bps in 1 bps steps
Rcv Clk Sel	ST or TT
Send Clk Pol	NORM or INV
Rcv Clk Pol	NORM or INV
V.24A Parity	NONE, ODD, or EVEN
V.24A BITS	8, 7, 6, or 5
V.24A STOP	1.5 or 1 (V.24A BITS = 5)2 or 1 (V.24A BITS = 6, 7, or 8)
Octet Timing	ON or OFF
V.11 (T/U)	TERM or UNTERM
Data Lead	RTS ON/OFF RS ON/OFF ON/OFF CTS CS ON/OFF ON/OFF DSR DM ON/OFF ON/OFF RLSD RR ON/OFF ON/OFF RL LL ON/OFF ON/OFF TM
Gen Clk	INTRNL or INTF

3.3.1 Transmitter

Use the Transmitter item to switch the 2 Mbit/s Transmitter power on or off. The following selections are available for Transmitter.

ON

2M Transmitter is powered on.

OFF

2M Transmitter is not powered (and the 2M TX POWER OFF LED illuminates). This setting is useful if the test instrument is operating on battery power. When the 2M Transmitter is set to OFF, the test instrument uses less power (and, therefore, the battery lasts longer).

3.3.2 Thru Mode

Use the Thru Mode item to turn Thru Mode on or off. Thru Mode allows you to insert a test pattern on selected timeslots without affecting traffic on the remaining timeslots. The following selections are available for Thru Mode.

ON

When Thru Mode is set to ON, the live traffic received is “passed through” without alteration on unselected transmit timeslots.

This selection is generally used for in-service testing when you want to test individual timeslots without disrupting live traffic on the remaining (unselected) timeslots.

OFF

When Thru Mode is set to OFF, an idle pattern (see “TS Idle”) is transmitted on the unselected timeslots.

This selection is generally used for out-of-service testing or Fractional testing when the unselected timeslots are unused or not important.

3.3.3 Framing

Set the Framing item to the type of framing that you want the Receiver to look for, and that you want the Transmitter to use (as applicable). The framing can be set to the unframed, multiframed, and framed modes listed below.

AUTO

When Framing is set to AUTO, the test instrument attempts (at the start of each new test) to set Framing to the framing format detected in the received signal. If the test instrument cannot achieve frame synchronization by setting framing to MFAS-CRC, MFAS, FAS-CRC, or FAS, then the framing defaults to UNFRAMED if Test Mode is set to 2048K, or otherwise to FAS. (To determine which type of framing was detected, check the LEDs in the STATUS & ALARM section.)

When the automatic frame synchronization process is complete, the framing remains fixed until a new test is started. That is, if Frame Sync is achieved and then lost, the test instrument does not re-initiate the automatic synchronization process. Instead, the test instrument indicates loss of Frame Sync and attempts to reacquire Frame Sync using the framing that was detected when automatic synchronization was initially achieved. This procedure ensures that the test instrument properly reports loss of sync, rather than simply revert to the default.

UNFRAMED

Configures the test instrument to operate in an unframed mode. An unframed 2 Mbit/s signal contains no frame alignment or other overhead bits. Unframed test patterns are often used to perform out-of-service tests on 2 Mbit/s lines. (The UNFRAMED selection is available only when Test Mode is set to 2048K.)

FAS

Configures the test instrument to operate using the Frame Alignment Signal (FAS), or 31-timeslot, framing format. In this format, 8-bit timeslots are organized into frames of 32 timeslots each. Timeslot 0 in each frame is reserved for overhead functions including transmission of the FAS and NFAS.

FAS-CRC

Configures the test instrument to operate using the FAS-CRC framing format. This format is identical to the FAS format, except that a 4-bit cyclic redundancy check (CRC-4) code is added. The CRC-4 code is inserted into the first bit of Timeslot 0 in odd-numbered frames.

MFAS

Configures the test instrument to operate using the Multiframe Alignment Signal (MFAS) framing format. As in the FAS format, timeslots are grouped into frames of 32 timeslots each. However, with MFAS framing, 30 of the 32 timeslots are available for customer data, and the other two timeslots are used for framing and signaling information. Timeslot 0 of every frame is used for FAS and other overhead functions. Timeslot 16 of every frame is reserved for additional overhead functions including transmission of channel associated signaling (CAS).

INTERCEPTOR 147 2 Mbit/s and Data Analyzer

MFAS-CRC

Configures the test instrument to operate using the MFAS-CRC framing format. This format is identical to the MFAS format, except that a 4-bit cyclic redundancy check (CRC-4) code is included in the first bit of timeslot 0 in even-numbered frames.

3.3.4 REBEs

Remote End Block Errors allows the REBE bits (E bits) detection to be enabled or disabled. When this menu item is ON (the default) the E bits are monitored and when it is OFF, the E bits are ignored. The following selections are available for REBE as indicated.

ON

When in a 2 Mbit/s mode with CRC set to ON, REBEs are counted and displayed. If a circuit without REBEs is tested with REBEs set to ON, an erroneous REBE count may be displayed.

OFF

REBEs are not counted or displayed.

3.3.5 Tx Clock

Use the Tx Clock item to specify the clock source used by the transmitter. The INTERNAL (or INT 2048K) and RECOVERED selections are always available. Additional selections are available if the appropriate option is installed. The following selections are available for Tx Clock as indicated.

INTERNAL

Transmitter frequency is set equal to the standard frequency of the test instrument's internal 2.048 MHz oscillator.

INT 2048K

The INTERNAL selection (see above) appears as “INT 2048K” when Option 147-1 is installed.

RECOVERED

The Transmitter clock is recovered from the receive signal. Thus, the transmitter frequency is equal to the frequency of the received 2 Mbit/s signal.

2M REF

The Transmitter clock is supplied by the signal that is input at the 2M REFINPUT connector. (This selection is available when Option 147-1 is installed, and SELF LOOP is off.)

 Δ PPM

The transmitter frequency is set from 20,000 parts per million (ppm) *above* to 20,000 ppm *below* the frequency of the test instrument’s internal 2.048 MHz oscillator in 1 ppm steps. (This selection is available when Option 147-1 is installed.)

3.3.6 Δ PPM

Use the Δ PPM item to set the frequency offset from -20,000 ppm to + 20,000 ppm in 1 ppm steps. The setting is only applied when the TX Clock item is set to Δ PPM. (This item is available when Option 147-1 is installed.)

3.3.7 2M Ref Input

Use the 2M Ref Input item to select the 2M Reference input termination. Then you can recover a clock as a reference signal when performing bit slip and frame slip measurements or when set up for external timing mode. (2M Ref Input is available only if Option 147-1 is installed.)

*INTERCEPTOR 147 2 Mbit/s and Data Analyzer***MON**

Monitor. Derives the 2M Reference from a resistor-isolated source. This selection provides a 75Ω input impedance for the 2M Ref Input signal.

BRIDGE

Derives the 2M Reference from a source not equipped with resistor-isolated monitor points. This selection provides greater than 1000Ω input impedance for the 2M Ref Input signal.

TERM

Termination. Derives the 2M Reference from a source on the network where cable equalization is required. This selection provides a 75Ω input impedance for the 2M Ref Input signal.

3.3.8 TS Idle

Use the TS Idle item to specify the pattern used in unselected timeslots.

The format of the TS Idle item is:

```
TS Idle      bbbbbbbb
```

where bbbbbbbb is an 8-bit byte that you can specify.

To specify each bit (represented by a “b”), move the cursor to the bit you want to change and press SELECT to change a “1” to a “0” or a “0” to a “1.”

NOTE: When Channel is set to RESTRICTED, the format of TS Idle is:

```
TS Idle      bbbbbbbX
```

where X is the rightmost bit, which cannot be changed. When the byte is inserted into unselected timeslots, the rightmost bit is always “1.” Therefore, only the seven leftmost bits of the TS Idle byte can be specified.

3.3.9 Loopcodes

Use the Loopcodes item to specify the loop code type, if any, to be transmitted. The loop codes are applicable in the 2M framed, 2M Voice, 2M Nx64k/56k, 2M Mx64k/56k, and 2M 64k/56k setup when the 2M Transmitter is ON. The following selections are available for Loopcodes as indicated.

OFF

Loop codes are not transmitted.

SA6BITS

Selects the Sa6 loop codes for transmission in the Sa6 bit message. Refer to the Sa6bits item for information on the available loop codes.

CBITS

Selects the Transmic 2G loop codes for transmission.

3.3.10 SA6BITS

Use the SA6BITS item to specify the Sa6 loop code type to be transmitted. The Sa6 loop codes are applicable in the 2M framed, 2M Voice, 2M Nx64k/56k, 2M Mx64k/56k, and 2M 64k/56k setup when the 2M Transmitter is ON. The following selections are available for SA6BITS as indicated.

IDLE

Idle loop code (0000) is transmitted.

2M NTPM

Selects the loop code (1010) for the Network Termination Unit (NTPM).

2M LEPM

Selects the loop code (1111) for the Circuit Termination Unit (LEPM).

2M PROG

Selects the user-programmed Sa6 four-bit loop code (see Section 3.3.11 2M PROG). There are only six unique loop code combinations (0000, 0001, 0011, 1010, 1110, and 1111).

3.3.11 2M PROG

Sets the four-bit Sa6 programmable loop code. Since these circuits do not have synchronization, there are only six unique loop code combinations (0000, 0001, 0011, 1010, 1110, and 1111).

3.3.12 CBIT

Use the CBIT item to display the number of the C-Bit that has been selected.

3.3.13 CBIT Status

Use the CBIT Status item to display C-Bit name and transmission status in text form, as follows:

Bit	Function	Description
1	C-Bit Frame Sync Locking	Alternating 1, 0, 1, ... [F f]
2	Escapement	Active 0 [ON OFF]
3	2M Access Loop Address	Network access 1, Customer access 0 [Net Cust]
4	Origin Loop Commands	Network origin 1, 2 & 3 Customer origin 0 [Net Cust]
5a	Loop 2 Command	Bit 5 = 0 + Bit 4 = 1 Network origin
5b	Loop 2 Command	Bit 5 = 0 + Bit 4 = 0 Customer origin

Bit	Function	Description
6a	Loop 2 Command	Bit 6 = 0 + Bit 4 = 1 Network origin
6b	Loop 2 Command	Bit 6 = 0 + Bit 4 = 0 Customer origin
7a	Loop 2 Command	Bit 7 = 0 + Bit 3 = 1 Network
7b	Loop 2 Command	Bit 7 = 0 + Bit 3 = 0 Customer
8	Ack Reception Looping	Active 0 [ON OFF]
9	Alarm	Normal is 1 [Norm Fault]
10	Local Fault	Active 0 [ON OFF]
11	Distant Fault	Active 0 [ON OFF]
12	Loss of Lock on Frame C	Active 0 [ON OFF]
13	xxx	Active 0 [Avl Norm]
14	Reserved	Set to 1
15	Reserved	Set to 1

3.3.14 CBIT Word

Use the CBIT Word item to view and specify the C-Bit word. The format of the CBIT Word item is:

```
CBIT Word  Fbbbbbbbbbbbbbbb
```

where F is the framing bit and bbbbbbbbbbbbbbbb represents the remaining 14 bits that you can specify. If F is 0, the C-Bit Word is an unframed all zeros signal (IDLE). If F is 1, the C-Bit Word is an unframed all ones signal (AIS). If F is F, the C-Bit Word is framed.

To specify each bit, move the cursor to the bit you want to change and press SELECT to change a “1” to a “0” or a “0” to a “1.”

3.3.15 **CBIT MODE**

Use the CBIT MODE item to select the C-Bit transmit mode. The following selections are available for CBIT MODE as indicated.

EDIT

Lets you edit the C-Bits without changing the transmitted signal. While in EDIT mode, the last selected C-Bit mode, SEND or IDLE is transmitted.

SEND

Transmits the current C-Bits. No editing is permitted in SEND.

3.3.16 **Pattern**

Set the Pattern item to the test pattern that you want to receive and transmit. (The Pattern item is not available if Test Mode is set to VOICE or if Intf is set to V.24 ASYNC.)

NOTE: The Receiver can synchronize to an incoming pattern even if it is inverted. The STATUS & ALARMS LEDs illuminate to indicate pattern sync and pattern inversion.

Available test patterns include the fixed patterns, pseudorandom (2^n-1) patterns, and programmable patterns described below.

AUTO

When Pattern is set to AUTO, the test instrument attempts (at the start of each new test) to detect what pattern is being received and to synchronize to it. However, if pattern synchronization cannot be achieved by trying to detect any of the test patterns described below, then the pattern defaults to $2^{15}-1$.

When the pattern auto-synchronization process is complete, the pattern remains fixed until a new test is started. That is, if pattern sync is achieved and then

lost, the test instrument does not re-initiate the auto-sync process. Instead, the test instrument indicates loss of pattern sync and attempts to reacquire pattern sync using the pattern that was detected when auto-sync was initially achieved. This procedure ensures that the test instrument properly reports loss of sync, rather than simply revert to the default.

MARK

All 1's pattern (1111, etc.).

SPACE

All 0's pattern (0000, etc.).

1:1

Alternating 1's and 0's (10101010, etc.).

1:3

1 followed by three 0's (10001000, etc.)

1:4

1 followed by four 0's (1000010000, etc.).

2⁶-1

63-bit pseudorandom pattern with a maximum of 5 sequential zeros and 6 sequential ones (as described in CCITT Recommendation Q5 and Q6).

2⁹-1

511-bit pseudorandom pattern with a maximum of 8 sequential zeros and 9 sequential ones (as described in CCITT Recommendation V.52).

2¹¹-1

2,047-bit pseudorandom pattern with a maximum of 10 sequential zeros and 11 sequential ones (as described in CCITT Recommendation O.152).

2¹⁵-1

32,767-bit pseudorandom pattern with a maximum of 14 sequential zeros and 15 sequential ones (as described in CCITT Recommendation O.151).

2²⁰-1

1,048,575-bit pseudorandom pattern with a maximum of 19 sequential zeros and 20 sequential ones (as described in CCITT Recommendation V.57).

2²³-1

8,388,607-bit pseudorandom pattern with a maximum of 22 sequential zeros and 23 sequential ones (as described in CCITT Recommendation O.151).

QRSS

Quasi-Random Signal Source. 220-1 pattern modified to transmit a maximum of 14 consecutive zeros.

TS BYTE

Timeslot Byte. User-programmable 8-bit byte inserted (byte-aligned) into every selected timeslot. To program this byte, use the TS Byte item. (When Test is set to DATA, the TS BYTE pattern is not available.)

PRGM

User-programmable pattern (1 to 24 bits). To program this pattern, use the Program Pattern item. (PRGM is available if Test is set to 2M or DATA.)

DELAY

Delay is the pattern that is transmitted when round trip delay is being calculated. (The DELAY pattern is not valid when Test is set to MUX or the Transmitter is OFF.)

FOX

FOX is the standard teleprinter test pattern: THE QUICK BROWN FOX JUMPS OVER THE LAZY DOG 1234567890, followed by the nonprintable characters: carriage return and linefeed.

(The FOX pattern is available only if Intf is set to V.24 ASYNC. FOX never actually appears as a selection, but it is automatically used when Intf is set to V.24 ASYNC.)

3.3.17 Program Pattern

Use the Program Pattern item to specify the 1- to 24-bit programmable test pattern to be transmitted in all selected timeslots when Pattern is set to PRGM. (For information about selecting timeslots, see the TIMESLOTS category.)

The format of the Program Pattern item appears as:

```

Program Pattern
Bit      Length      NN
      bbbbbbbbbbbb
      bbbbbbb

```

where NN is the length of the pattern (that is, the number of bits in the programmable pattern), and bbb...bbb represents the bits of the pattern to be used. (The number of bits displayed depends on the setting of NN.)

To change the length of the pattern, move the cursor to the NN position, and press the SELECT up or down control until the display shows the desired number of bits. As you change the value in NN, the number of bits in the last two lines of the display changes to reflect the number of bits you specify.

To change the bit values in the pattern, move the cursor to the bit you want to change, and press SELECT to change a "1" to a "0" or a "0" to a "1."

3.3.18 TS Byte

Use the TS Byte item to specify the pattern to be transmitted in all selected timeslots when Pattern is set to TS BYTE. (For information about selecting timeslots, see the TIMESLOTS category.)

The format of the TS Byte item is:

```

TS Idle      bbbbbbbb

```

INTERCEPTOR 147 2 Mbit/s and Data Analyzer

where bbbbbbbb is an 8-bit byte that you can specify. To specify each bit (represented by a “b”), move the cursor to the bit you want to change and press SELECT to change a “1” to a “0” or a “0” to a “1.”

NOTE: When Channel is set to RESTRICTED, the format of the TS Byte item appears as:

```
TS  Idle bbbbbbbX
```

When Channel is set to RESTRICTED, the rightmost bit appears as an X and is always set to 1 and cannot be changed. Therefore, you can specify only the 7 leftmost bits of the TS Byte.

3.3.19 Emulate

Use the Emulate item to specify whether the INTERCEPTOR 147 will act as the DTE (Data Terminal Equipment) or the DCE (Data Circuit-terminating Equipment).

DTE

Select DTE when the INTERCEPTOR 147 is replacing a piece of Data Terminal Equipment (DTE), such as a terminal or a host computer.

DCE

Select DCE when the INTERCEPTOR 147 is replacing a piece of Data Circuit-terminating Equipment (DCE), such as a multiplexer and you will be testing towards a DTE.

3.3.20 Rate

Set the Rate item to the rate used on the data interface. The following rates can be selected: 300 (that is, 300 bit/s), 600, 1.2K (that is, 1.2 kbit/s), 2.4K, 4.8K, 9.6K, 19.2K,

38.4K, 48K, 56K, 64K, 128K, 256K, 384K, 512K, 1024K, 1536K, 1984K, 2048K. In addition, the Rate item can be set to SYNTH, which allows the use of a rate synthesizer. When Intf is set to V.24 ASYNC, only rates from 300 bit/s to 19.2 kbit/s are available.

NOTE: SYNTH is only available if Option 147-1 is installed.

SYNTH is unavailable in ASYNC.

3.3.21 Synth Rate

Use the Synth Rate item to set the data rate via the synthesizer menu. The synthesizer rate can be set from 50 bit/s to 2048000 bit/s in 1 bit/s steps. The maximum data rate is limited by the interface. This item only appears when the Rate item is set to SYNTH. (This item is available when Option 147-1 is installed.)

3.3.22 Rcv Clk Sel

Use the Rcv Clk Sel (Receive Clock Select) item to select the clock that will supply the timing for data coming in on the data interface. For a diagram of the interface leads that are used, see Appendix B.

ST

Send Timing. The INTERCEPTOR 147 generates its own internal clock, uses it to time received data, and transmits it to the DTE on pin 5 (TC).

TT

Terminal Timing. The INTERCEPTOR 147 receives the clock from the DTE on the TT lead (pin 17) and uses it to clock/time its receive data (RD).

3.3.23 Send Clk Pol

Use the Send Clk Pol (Send Clock Polarity) item to select the polarity of the clock to be used to clock valid transmit data. For a diagram of the interface leads that are used, see Appendix B.

The following selections are available.

NORM

NORM (Normal). The INTERCEPTOR 147 generates data on the falling edge of the clock.

INV

INV (Invert). The INTERCEPTOR 147 generates data on the rising edge of the clock.

3.3.24 Rcv Clk Pol

Use the Rcv Clk Pol (Receive Clock Polarity) item to select the polarity of the clock to be used to sample valid receive data. For a diagram of the interface leads that are used, see Appendix B.

The following selections are available.

NORM

NORM (Normal). The INTERCEPTOR 147 samples data on the falling edge of the clock.

INV

INV (Invert). The INTERCEPTOR 147 samples data on the rising edge of the clock.

3.3.25 V.24A Parity

Use the V.24A Parity item to select the parity (NONE, ODD, or EVEN) used on a V.24 asynchronous interface.

3.3.26 V.24A Data Bits

Use the V.24A Data Bits item to select the number of data bits (5, 6, 7, or 8) per character on a V.24 asynchronous interface.

3.3.27 V.24A Stop Bits

Use V.24A Stop Bits item to select the number of stop bits (1, 1.5, or 2) on a V.24 asynchronous interface. When Data Bits is set to 5, V.24A Stop Bits can be set to 1 or 1.5. When Data Bits is set to 6, 7, or 8, V.24A Stop Bits can be set to 1 or 2.

3.3.28 Octet Timing

Use Octet Timing to set octet timing to ON or OFF for transmit data in 64 kbit/s G.703.

3.3.29 V.11 (T/U)

Use the V.11 (T/U) item to select the mode for the V.11 control leads. The following selections are available.

Term

TERM (Terminate) is recommended for testing balanced circuits operating up to 2 Mbit/s.

UNTERM

UNTERM (Unterminate) is recommended for testing balanced circuits operating up to 200 kbit/s.

3.3.30 Data Lead

Use the Data Lead item to configure the signals you want to transmit on the data leads. (For more information regarding the data interface leads, see Appendix B.)

The format of the Data Lead item is shown below.

Data Lead	RTS	ON
-----------	-----	----

The following Data Leads can be set, as appropriate for the given interface and configuration: RTS, LL, RL, DTR, CTS, TM, RLSD, DSR, RS, CS, TR, RR, or DM. Each lead can be set ON or OFF.

In X.21 mode, the C lead is set by toggling the RS data lead and the I lead is set by toggling the CS lead.

3.3.31 Gen Clk

Use the Gen Clk (Generate Clock) item to select the clock source used for data interface testing.

INTRNL

When Gen Clk is set to INTRNL (Internal), the transmit timing source is obtained from the INTERCEPTOR 147's internal clock.

INTF

When Gen Clk is set to INTF (Interface), the transmit timing source is obtained from the received signal/clock.

3.4 TIMESLOTS CATEGORY

Use the TIMESLOTS category to select the timeslot (or timeslots) you want to test or analyze. The TIMESLOTS category is used only when you need to select individual timeslots in a 2 Mbit/s signal. Therefore, the TIMESLOTS category is not available when Test is set to DATA or when Test Mode is set to 2048K.

For an overview of the items available in the TIMESLOTS category, see Table 3-3.

Table 3-3
TIMESLOTS Category

Item	Available Selections
TS	Graphical depiction of the timeslots for the transmit and receive sides. (See the text for an explanation.)
RxTS	Graphical depiction of the timeslots for the receive side. (See the text for an explanation.)
TxTS	Graphical depiction of the timeslots for the transmit side. (See the text for an explanation.)
Coupling	Tx=Rx Tx≠Rx

The TIMESLOTS category provides a one-, two-, or three-page display and includes graphical depictions of the timeslots in a 2 Mbit/s signal so that you can indicate which timeslots are selected and which timeslots are not selected. For an overview of the display for the TIMESLOTS category, see Figure 3-1.




Figure 3-1
Format of the TIMESLOTS Display


Selecting Timeslots

The information in this box applies whether you are selecting timeslots using the TS, TxTS, or RxTS pages.

Selecting a Single Timeslot

To select a single timeslot for testing (that is, when Test Mode is set to VOICE or 64K, or when 2M is set to 64K or 56K), use the procedure described below


Move the cursor to the Timeslot Number.
Press SELECT until the number of the desired timeslot is displayed.
(As you change the selection, the graphical display changes to reflect your selections.)



Selecting Adjacent Timeslots

To select multiple, but adjacent, timeslots for testing (that is, when Test Mode is set to Nx64K, or when the 2M item is set to Nx64K or Nx56K), use the procedure described below.


Move the cursor to the Timeslot Number.
Press SELECT until the number of the starting timeslot is displayed.
(As you change the selection, the graphical display changes to reflect your selections.)



Selecting Non-adjacent Timeslots

To select multiple non-adjacent timeslots for testing (that is, when Test Mode is set to Mx64K, or when 2M is set to Mx64K or Mx56K), use the procedure described below.

The Timeslot Number indicates the cursor's location in the graphical display.
This number indicates the total Rate. The total Rate = (the number of selected timeslots in the graphical display) x (the rate for a single timeslot, as selected in Channel or 2M item.)



3.4.1 **TS (Timeslots Page)**

When you want to select the same timeslot(s) on the transmit and receive sides, use the TS (Timeslot) page to select the timeslot(s) you want to test. (The TS page is available only when Coupling is set to Tx=Rx.)

3.4.2 **RxTS (Receive Timeslots Page)**

To select the timeslot(s) on the receive side, use the RxTS (Receive Timeslot) page. (The RxTS page is available when Coupling is set to Tx≠Rx, or when receiving 2M in a MUX test.)

3.4.3 **TxTS (Transmit Timeslots Page)**

To select the timeslot(s) on the transmit side, use the TxTS (Transmit Timeslot) page. (The TxTS page is available when Coupling is Tx≠Rx, or when transmitting 2M in a MUX test.)

A Special Case: Broadcast Mode

When Test Mode is set to VOICE or 64K and Coupling is Tx≠Rx, normally you would set up the test instrument to transmit on one timeslot and receive on one timeslot. But you can use the special “Broadcast mode” to transmit on all timeslots, while still receiving on only one timeslot. (The signal on the transmit timeslots is a 1020 Hz test tone if Test Mode is set to VOICE, and is the Pattern selection if Test Mode is set to 64K.)

To select all transmit timeslots:

- Scroll to the TxTS page.
- Press SELECT until ALL appears.

To discontinue selecting all transmit timeslots:

- Scroll to the TxTS page.
- Press the SELECT up or down control.

3.4.4 Coupling

Use the Coupling item to indicate whether or not you want to select the same timeslots on the transmit and receive sides. The Coupling selection can be changed at any time.

The following selections are available for Coupling.

Tx=Rx

Select Tx=Rx if you want to select the same timeslots on the transmit and receive sides.

Tx≠Rx

Select Tx≠Rx if you want to select different timeslots on the transmit and receive sides.

NOTE: When Coupling is set to Tx≠Rx and the rates for the RxTS and TxTS pages do not match, then the following warning message is momentarily displayed.

```
WARNING
RX TIMESLOT RATE
DOES NOT MATCH
TX TIMESLOT RATE
```

To correct this discrepancy, simply select the same number of timeslots on the RxTS and TxTS pages.

3.5 ALARM/SIGNAL CATEGORY

The ALARM/SIGNAL category is used to transmit alarms on or off, and to configure overhead bits. The ALARM/SIGNAL category is available when transmitting a 2 Mbit/s signal. For an overview of the ALARM/SIGNAL category, see the table below.

Table 3-4
ALARM/SIGNAL Category

Item	Available Selections
Tx Alarm	AIS (ON/OFF), FAS (ON/OFF), or MFAS (ON/OFF)
Tx NFAS be edited.	An 8-bit byte in which certain bits can be edited.
Tx MFAS be edited.	An 8-bit byte in which certain bits can be edited.
Tx ABCD	A 4-bit word that can be edited bit-by-bit.
Tx Idle ABCD	A 4-bit word that can be edited bit-by-bit.

A sample ALARM/SIGNAL setup is shown below.

```
Tx Alarm      FAS OFF
Tx NFAS      C1A11111
Tx MFAS      00001A11
Tx ABCD      1101
Tx Idle ABCD 1010
```

3.5.1 Tx Alarm

Use the Tx Alarm item to specify which alarm (or alarms) you want the test instrument to transmit.

The format of the Tx Alarm item is shown below.

Tx Alarm AIS ON

The following alarms can be set: AIS, FAS, or MFAS. Each alarm can be set ON or OFF.

AIS (ON/OFF)

AIS (Alarm Indication Signal). When Tx Alarm is set to AIS ON, the transmitter transmits unframed all 1's. (This selection is not available when Framing is set to UNFRAMED.)

FAS (ON/OFF)


FAS (Framing Alignment Signal). When Tx Alarm is set to FAS ON, the transmitter transmits a FAS Distant alarm (that is, bit 3 of the NFAS word is set to 1).

MFAS (ON/OFF)

MFAS (Multiframe Alignment Signal). When Tx Alarm is set to MFAS ON, the transmitter transmits an MFAS distant alarm (that is, bit 6 of the MFAS word is set to 1).

3.5.2 Tx NFAS

Use the Tx NFAS (Transmit "not FAS") item to specify the NFAS byte, which is transmitted in Timeslot 0 in odd-numbered frames of a framed 2 Mbit/s signal. As shown in the following diagram, you can specify the values for the last five bit positions (4 through 8) of the NFAS byte.




Bit position 1 can also be edited if Framing is set to FAS or MFAS. However, when Framing is set to FAS-CRC or MFAS-CRC, an uppercase “C” is displayed in bit position 1 and cannot be edited. The “C” indicates that this bit is used to send CRC-4 error detection codes.

Bit 2 is always set to 1. In bit position 3, an uppercase “A” is displayed when the test instrument is generating a FAS Distant alarm (Tx Alarm = FAS ON), or a lowercase “a” when it is not (Tx Alarm = FAS OFF).

In bit position 6, an uppercase “L” is displayed when the test instrument is generating Sa6 loopcodes.

3.5.3 Tx MFAS

Use the Tx MFAS (Transmit MFAS) item to specify the MFAS byte, which is transmitted in Timeslot 16 of the first frame of every multiframe in all MFAS and MFAS-CRC formatted 2Mbit/s signals. As shown in the following diagram, you can specify the values for bits 5, 7, and 8 of the MFAS byte.



Bits 1 through 4 of the MFAS byte always contain the multiframe alignment signal 0000. In bit position 6, an uppercase “A” is displayed if the test instrument is generating an MFAS Distant alarm (Tx Alarm = MFAS ON), or a lowercase “a” when it is not (Tx Alarm = MFAS OFF).

3.5.4 Tx ABCD

Use the Tx ABCD item to set the four signaling bits associated with the selected voice channel.

The format of the Tx ABCD item is:

Tx ABCD XXXX

where XXXX represents the four signaling bits. To set the signaling bits, move the cursor to the bit you want to change, and press SELECT.

CAUTION: Unless you have a specific reason to do so, do not set Tx ABCD to 0000. Setting Tx ABCD to all zeros can cause a false multiframe alignment to occur in receiving equipment.

Bit C becomes an uppercase “L” when the test instrument is generating C-Bit loopcodes.

3.5.5 Tx Idle ABCD

The Tx Idle ABCD item is used to set the four signaling bits that are inserted into the transmitted signal for each idle channel.

The format of the Tx ABCD item is:

Tx Idle ABCD XXXX

where XXXX represents the four signaling bits. To set the signaling bits, move the cursor to the bit you want to change, and press SELECT.

CAUTION: Unless you have a specific reason to do so, do not set TxIdle ABCD to 0000. Setting TxIdle ABCD to all zeros can cause a false multiframe alignment to occur in receiving equipment.

3.6 AUXILIARY CATEGORY

The AUXILIARY category is used to set up a variety of items, including items regarding printing capabilities and the current time and date. For an overview of the category, see Table 3-5. Descriptions of the individual items follow the table.

**Table 3-5
AUXILIARY Category**

Item	Selections
Language	ENGLISH or <Local Language>
Tx Coding	AMI or HDB3
Error Type	LOGIC, CODE, or FAS
Error Rate	10-3 or 5x10-3
Adjacent FAS Errs	3, 2, or 1
Site ID	8-character alphanumeric site identification
Result Print	STD, SUM, or SIGNAL
Auto Print	OFF, TIMED, or EVENT
Time Interval	(HH:MM)
Event	SIGNAL (ON/OFF) FRAME (ON/OFF) LOGIC (ON/OFF) ALARMS (ON/OFF) DATA LEAD (ON/OFF)
RS232 Mode	PRINTER or REMOTE
Prt Type	PR40A or OTHER (Printer Type)
Printer Mode	ASCII or GRAPH
Printer Term	CRLF, LF, or CR
RS232 Port	9600, 4800, 2400, 1200, or 300 N, E, or O 7 or 8

Table 3-5
AUXILIARY Category (Continued)

Item	Selections
Hist Buf x%	ON or OFF
Hist Rslt	AIS, BIT ERRS, CHAR ERRS, CODE ERRS, CRC4 ERRS, ERR SEC, FAS DIST, FAS ERRS, FAS LOSS, MFAS DIST, MFAS ERRS, MFAS LOSS, PATT LOSS, PATT SLIP, SES, SIG LOSS, TS16 AIS, UNAVL SEC, or ALL
Hist Print?	(See description.)
Start	DD/HH:MM (00/00:00 to 99123:59)
Len	AUTO or MANUAL DD/HH:MM
Hist Type	GRAPH or LIST
Hist Buf Clear?	(See description.)
Program X	STORE ?
Program X	RECALL ?
Performance	G.821 or M.2100
Beeper	ON or OFF
FAS Results	BIT or WORD
Time	HH:MM
Date	DD/MMM/YYYY
Memory Clear?	(See description.)

3.6.1 Language

Use the Language item to select the language for the menus, overlays, and printouts. The following selections are available for LANGUAGE.

ENGLISH

Select ENGLISH to display menus in English.

<Local Language>

Select the appropriate available local language to display menus in the local language (for example, Francais).

3.6.2 Tx Coding

Set Tx Coding to specify the (line) coding to be used by the transmitter.

Available when Transmitter is ON or when you are conducting a MUX test (that is, transmitting a 2 Mbit/s signal).

NOTE: The Tx Coding setup has no effect on receiver operation. Instead, the receiver is always set up to decode HDB3 “zero substitution” words when they are detected. Thus the receiver is always compatible with either the AMI code (which does not contain zero substitution words), or the HDB3 code (which does contain zero substitution words).

The following selections are available for Tx Coding.

HDB3

HDB3 (High Density Bipolar 3) is a modified bipolar code. With HDB3, whenever more than three consecutive zeroes occur in the data, a substitution word replaces the zeros (to ensure a high pulse density). Therefore, 2 Mbit/s links using the HDB3 code can carry data patterns with a low 1’s density.

AMI

AMI (Alternate Mark Inversion) is a bipolar code with no zero substitution.

3.6.3 Error Type

Use the Error Type item to specify the type of errors to be transmitted when ERROR INSERT is pressed. The following selections are available for Error Type.

LOGIC

Inserts logic (or bit) errors into the data portion of the transmitted signal prior to encoding. (A bit error occurs when a “1” is mistakenly transmitted as a “0,” or vice versa.) The receiving test equipment should detect bit errors. When FAS-CRC or MFAS-CRC framing is used, the receiving test equipment should also detect CRC errors.

CODE

Inserts code errors (bipolar violations) into the data or overhead portion of the transmitted signal. To ensure that no bit errors are caused, code errors are inserted such that they do not fall within HDB3 zero substitution words.

FAS

Inserts logic errors into the FAS (word error). See also the Adjacent FAS Errs item.

3.6.4 Error Rate

Use the Error Rate item to select the injected error rate (1E-3 or 5E-3) that you want the transmitter to transmit when you press ERROR INSERT. This item is available when the Error Type item is set to LOGIC or CODE.

3.6.5 Adjacent FAS Errs

Use the Adjacent FAS Errs item to specify the number of adjacent FAS errors (3, 2, or 1) that you want the transmitter to transmit when you press ERROR INSERT. This feature can be used to test the “loss of framing synchronization” criterion used by 2 Mbit/s receivers.

3.6.6 Site ID

Use alphanumeric characters to create a unique 8-character identification of the test site.

3.6.7 Result Print

Use the Result Print item to specify the type of Results Print you want. (A Results Print is created whenever you press RESULTS, or when Auto Print is set to TIMED.) The following selections are available.

STD

Select STD for standard Results Prints which contain all of the results accumulated by the test set. For a sample Print, see Section 5, Using a Printer.

SUM

Select SUM for summary Results Prints which contain the following key results:

Bit Errors	MFAS Rate	%EFS
BER	CRC Rate	%SES
Test Sec	MFAS Rate	%DEG MIN
Freq ppm	CRC Rate	AVAIL SEC
Code Rate	MFAS Rate	ERR SEC
FAS Rate	Selected Timeslots	

Use this selection to save printing time and paper. For a sample Print, see Section 5, Using a Printer.

SIGNAL

Select SIGNAL for Signaling Summary prints which contain a record of up to 250 of the most recent signaling bit changes detected since the beginning of the current test. (The signaling bits are contained in Timeslot 16 of a 2 Mbit/s signal.) For a sample Print, see Section 5, Using a Printer.

3.6.8 Auto Print

Use the Auto Print (Automatic Print) item to enable or disable automatic Prints. The selections listed below are available.

OFF

Disables all automatic Prints.

TIMED

Enables Timed Results Prints. The type of Results Print depends on the selection in the Result Print item. The time interval between Prints depends on the selection in the Time Interval item.

NOTE: When a Timed Results Print prints out, the Print is labeled “TIMED” (instead of “RESULTS”).

EVENT

Enables Event Prints. Then an Event Print is generated whenever one or more of the event types (selected in the Event item) occur.

3.6.9 Time Interval

Use the Time Interval item to set the amount of time between automatic timed Prints. To change the time interval, move the cursor to the time displayed, and press SELECT until the desired time interval is displayed. The time interval is displayed in an HH:MM (hours:minutes) format.

NOTE: Setting Time Interval to 00:00 disables Timed Prints.

3.6.10 Event

Use the Event item to specify which event types will cause an Event Print to be created.

The format of the Event item is:

Event	SIGNAL	ON
-------	--------	----

More than one selection can be set to ON at the same time. Setting all of the selections to OFF, in effect, disables Event Prints. The following event types can be selected.

SIGNAL (ON/OFF)

When Event is set to SIGNAL ON, any of the following signal events will trigger an Event Print: Signal Loss, Signal Present, Clock Loss, Clock Present, HDB3 Lost, HDB3 Present, Code Errors, Frequency Drift (that is, Δ ppm worse than ± 50).

FRAME (ON/OFF)

When Event is set to FRAME ON, any of the following frame events will trigger an Event Print: FAS Sync Loss, FAS Sync Present, MFAS Sync Loss, MFAS Sync Present, CRC Multiframe Sync, CRC Multiframe Sync Lost, FAS Errors, CRC Errors, MFAS Errors.

LOGIC (ON/OFF)

When Event is set to LOGIC ON, any of the following logic events will trigger an Event Print: Pattern Sync, Pattern Sync Loss, Pattern Slip, Bit Errors.

ALARMS (ON/OFF)

When Event is set to ALARMS ON, any of the following alarm events will trigger an Event Print: AIS, AIS Cleared, TS-16 AIS, TS-16 AIS Cleared, FAS Distant Alarm Detected, FAS Distant Alarm Cleared, MFAS Distant Alarm Detected, MFAS Distant Alarm Cleared.

DATA LEAD (ON/OFF)

When Event is set to DATA LEAD ON, a change on any of the following data leads will trigger an Event Print: RTS, RS, DTR, TR, CTS, CS, DSR, RLSD, TM, RL, LL, DM, RR.

3.6.11 RS232 Mode

Use the RS232 Mode item to specify whether the PRINTER / REMOTE CONTROL connector will be used to connect a printer or to a remote controller to the test instrument. The following selections are available for RS232 Mode.

PRINTER

Select PRINTER if you will be connecting a printer to the INTERCEPTOR 147.

REMOTE

Select REMOTE if you will be connecting a remote controller to the INTERCEPTOR 147.

3.6.12 Prt Type

Use the Prt Type item to specify the type of printer that is connected to the INTERCEPTOR 147. The following selections are available:

PR40A

Select PR40A if you are using TTC's PR-40A Thermal Printer.

OTHER

Select OTHER if you are not using TTC's PR-40A.

3.6.13 Printer Mode

Use the Printer Mode item to specify the operating mode of the printer. The following selections are available for the Printer Mode item.

ASCII

Selects the ASCII mode for printer operation. In ASCII mode, the bars in a graph are represented by columns of asterisks. This selection is useful for sending Histogram Prints to a device (such as a remote controller) that cannot produce bars, but can produce ASCII text characters (such as asterisks).

GRAPH

Selects the graphic mode for printer operation.

NOTE: When Printer Mode is set to GRAPH, be sure to set the number of data bits per byte to 8 (in the RS232 Port item).

3.6.14 Printer Term

Use the Printer Term item to specify the line termination used with the printer. The following selections are available for Printer Term.

CRLF

Set the printer line termination to carriage return and linefeed.

LF

Set the printer line termination to linefeed.

CR

Set the printer line termination to carriage return.

3.6.15 RS232 Port

Use the RS232 Port item to configure the RS232 Port (that is, the PRINTER / REMOTE CONTROL connector) for the appropriate baud rate, parity, and number of data bits per byte. (The RS232 Port item is not available when Printer Type is set to PR40A, since the RS232 port is then automatically configured properly.)

The format for the RS232 Port items is:

```
RS232 Port  BaudRate  Parity
Bits
```

To change a selection, move the cursor to the selection you want to change, and press SELECT until the desired selection is displayed.

The following selections are available for Baud Rate.

9600, 4800, 2400, 1200, 300.

The following selections are available for Parity.

N (none), E (even), or O (odd) parity.

The following selections are available for number of Data Bits per Byte:

7 or 8

NOTE: Set the number of data bits to 8 when Printer Mode is set to GRAPH.

3.6.16 Hist Buf

Use the Hist Buf (Histogram Buffer) item to turn the histogram buffer on or off. The Hist Buf item also displays a percentage which indicates how full the histogram buffer is. (When the Histogram Buffer is 100% full, no more information can be written to it.)

To change the selection, move the cursor to ON or OFF, and press SELECT.

ON

The histogram buffer collects results information.

NOTE: If the buffer was previously OFF and you turn it ON, the display will show the following message:

Clear Buffer NO YES

Move the cursor to the appropriate answer (NO or YES), and press SELECT. If you select NO, previously collected results remain in the histogram buffer. If you select YES, then the buffer is cleared, and the display shows the following message.

Clearing
Histogram Data

OFF

The histogram buffer stops collecting information. (Note, however, that turning the buffer off does not clear the buffer.)

3.6.17 Hist Rslt

Use the Hist Rslt (Histogram Result) item to specify the result from the histogram buffer to be printed in a Histogram Print. (For more information, see the section on Histogram Prints.)

The following selections are available for this item. When you select ALL, histograms are printed for each of the histogrammable results.

AIS	Alarm Indication Signal
BIT ERRS	Bit Errors
CHAR ERRS	Character Errors
CODE ERRS	Code Errors
CRC4 ERRS	CRC4 Errors
ERR SEC	Errored Seconds
FAS DIST	Distant Frame Alignment Signal Losses
FAS ERRS	Frame Alignment Signal Errors
FAS LOSS	Frame Alignment Signal Losses
MFAS DIST	Distant Multiframe Alignment Signal Losses
MFAS ERRS	Multiframe Alignment Signal Errors
MFAS LOSS	Multiframe Alignment Signal Losses
PATT LOSS	Pattern Losses
PATT SLIP	Pattern Slip
SES	Severely Errored Seconds
SIG LOSS	Signal Losses
T16 AIS	Timeslot 16 Alarm Indication Signal
UNAVL SEC	Unavailable Seconds
ALL	All of the above results

3.6.18 Hist Print?

To create a histogram and send it to the Print Buffer, move the cursor to the Hist Print? item and press SELECT. The histogram is created and placed in the Print Buffer for printing when a printer is attached and ready.

After you request that a histogram be created, you may get one of several messages (shown below with their explanations).

While the INTERCEPTOR 147 prepares the histogram data, the display shows the following message.

```
Processing Histogram
Data - Please Wait
```

If no information regarding the specified result (as selected in the Hist Rslt item) has accumulated in the histogram buffer, the display shows the following message.

```
No Such Event During
Specified Time
```

If the histogram has been prepared and placed in the Print Buffer to be printed out, but the printer is not ready, the display shows the following message.

```
HISTOGRAM PRINT
PRINTS PENDING:    #
PRINT BUFFER  xx%  FULL
```

where # is the number of Prints that are in the Print Buffer, and xx% indicates how full the Print Buffer is.

If the Start time that was specified (in the Start item) is later (relative to the time the histogram buffer was turned on) than the current time, and the histogram buffer is on, the display shows the following message.

```
Start Time Must Be
<= Stored Time
```

If the Start time that was specified (in the Start item) is later (relative to the time the histogram buffer was turned on) than the current time, and the histogram buffer is off, the display shows the following message.

```
Start Time Must Be
<= Elapsed Time
```

To clear this error message, set Start to 00:00:00 and Len to AUTO.

If the Print Buffer is full (100%), the display shows the following message.

```
No Memory For
Print Request
```

When you receive this message, you must clear sufficient space in the Print Buffer (by printing one or more of the waiting Prints or by clearing the Print Buffer) before you can send histogram information to the Print Buffer.

3.6.19 **Start**

Use the Start item to specify the start time (relative to the time the histogram buffer was originally turned on) for the Histogram Print. Specify the start time in the DD/HH:MM (day/hour:minute) format.

NOTE: A complete specification of the time to be covered in the Histogram Print requires both the Start and Len times. It is often useful on the first Histogram Print to set Start to 00/00:00 and Len to AUTO to get a Print of the entire histogram buffer contents. Then, from that Print, you can determine if you want to use different Start and Len settings to “zoom in” on particular time periods. (For complete information, see the section on Histogram Prints.)

3.6.20 Len

Use the Len (Length) item to specify the amount of time to be covered in the Histogram Print. Specify the time length in the DD/HH:MM (day/hour:minute) format.

3.6.21 Hist Type

Use the Hist Type item (Histogram Type) to specify whether you want the histogram to be printed in a GRAPH or LIST format (as described below).

GRAPH

Selects the graphics format (which presents the results information in the form of a 2-dimensional graph) for Histogram Prints. For printing, normally use GRAPH.

LIST

Selects the LIST format (which presents the results information as a list of ASCII text characters separated by commas). Usually, LIST is used only in connection with spreadsheet work.

3.6.22 Hist Buf Clear?

Use the Hist Buf Clear? (Histogram Buffer Clear?) to erase the contents of the histogram buffer. To clear the histogram buffer, move the cursor to the Hist Buf Clear? item, and press SELECT.

If the histogram buffer contains information, when you press SELECT the display shows following message.

```
Clear Buffer      NO      YES
```

Move the cursor to the appropriate answer (NO or YES), and press SELECT. If you select NO, previously collected results remain in the histogram buffer. If you select YES, then the buffer is cleared, and the display shows the following message.

```
Clearing  
Histogram Data
```

3.6.23 Program Store

Use the Program Store item to store the INTERCEPTOR 147's current setup information. The information is stored in the battery-backed storage location having the number you specify. Then you can later recall the information stored under that program number to configure the INTERCEPTOR 147.

```
Program X      STORE?
```

To store a SETUP configuration, perform the following steps.

1. **Move the cursor to the program number.**
2. **Press SELECT until the display shows the number you want to assign to this configuration.**
3. **Move the cursor to STORE?**
4. **Press SELECT.**

As the current SETUP configuration is stored under the number you specified, the display shows the following message.

```
STORING  
PROGRAM . . . .
```

3.6.24 Program Recall

Use the Program Recall item to recall a setup from any of the test instrument's ten battery-backed memory locations (0 through 9). When you recall a setup, the test instrument is automatically configured to match that setup.

```
Program X    RECALL?
```

To recall a SETUP configuration, perform the following steps.

1. **Move the cursor to the program number.**
2. **Press SELECT until the display shows the number of the program you want to recall.**
3. **Move the cursor to RECALL?**
4. **Press SELECT.**

As the test instrument recalls the SETUP configuration that is stored under the number you specified, the display shows the following message.

```
RECALLING
PROGRAM . . . .
```

The test instrument is automatically reconfigured to the setup stored in the specified program.

3.6.25 Performance

Use the Performance item to specify whether you are using a G.821 standard or an M.2100 standard. The following selections are available for the Performance item:

G.821

Select G.821 to use the CCITT Recommendation G.821 performance analysis standard.

M.2100

Select M.2100 to use the CCITT Recommendation M.2100 performance analysis standard.

3.6.26 Beeper

Use the Beeper item to turn the beeper ON or OFF.

When set to ON, the beeper beeps when you are viewing the SUMMARY Results category and there is a change in one of the items in the SUMMARY Results category.

3.6.27 FAS Results

Use the FAS Results item to specify whether you want the FAS Errors result to be based on FAS bit errors or FAS word errors. The following selections are available for FAS Results.

BIT

When based on FAS bit errors, one FAS error is counted for every bit that is in error in a FAS word.

WORD

When based on FAS word errors, one FAS error is counted when one or more errors occur in a FAS word.

3.6.28 Time

Use the Time item to set the test instrument's internal time of day clock. The Time setting is used in the time and date stamp that appears on all Prints and is displayed in the Time result.

The format of the Time item follows.

Time 15:58

3

INTERCEPTOR 147 2 Mbit/s and Data Analyzer

The current time is shown in a 24-hour HH:MM (hour:minute) format.

3.6.29 Date

Use the Date item to set the test instrument's internal calendar. The Date setting is used in the time and date stamp that appears on all Prints and is displayed in the Date result.

Below is an example showing the format of the Date item.

Date 15/FEB/1994

The current date is shown in the DD/MMM/YYYY (day/month/year) format.

3.6.30 Memory Clear?

Use the Memory Clear? item to reset all battery-backed memory locations to their factory default configurations.

CAUTION: Memory Clear permanently erases stored programs and setups. Be careful using the Memory Clear feature because it permanently erases from memory all programs, results, and Prints that have been stored.

To clear the test instrument's memory, move the cursor to the Memory Clear? item, and press SELECT. The display shows the following message.

Are You Sure? NO YES

Move the cursor under the appropriate response (NO or YES) and press SELECT.

If you select YES, the test instrument clears its battery-backed memory. This process takes several seconds. When completed, the test instrument is back in its factory default setup and the Print Buffer is empty.

3

INTERCEPTOR 147 2 Mbit/s and Data Analyzer

Setup Categories

TEST RESULTS

4.1 OVERVIEW

The INTERCEPTOR 147 provides test results that give you the information you need to qualify and maintain your telecommunications circuits. INTERCEPTOR 147 test results are grouped into the following categories.

- SUMMARY
- LOGIC & TIME
- SIGNAL, CODE & FAS
- CHAN. & SIGNALING
- PERFORMANCE

To select the category you want to view, press RESULTS. The test results included in that category are displayed in the liquid crystal display.

NOTE: The displayed results pertain to the current test only.

4.2 SUMMARY RESULTS

The SUMMARY Results category presents a helpful list of the key results from the other results categories. The SUMMARY category can include the following results.

Bit Errs (Bit Errors)
Patt Slip (Pattern Slip)
Patt Loss (Pattern Loss)
Code Errs (Code Errors)
FAS Errs (FAS Errors)
MFAS Errs (MFAS Errors)
CRC Errs (CRC Errors)
Freq Δppm (Frequency Deviation)
RT Delay (Round Trip Delay)

The SUMMARY category displays only those results from the above list that have acquired a non-zero value since the start of the current test and that are applicable for the current test setup.

When the SUMMARY category is displayed and a change occurs in one of the SUMMARY results, the beeper sounds (if it is activated).

Also, before the INTERCEPTOR 147 is connected to the circuit under test (and, therefore, before test results are available), the SUMMARY results category displays the following message:

```
Results Unavail
```

When the INTERCEPTOR 147 is connected to the circuit under test and test results indicate no errors, the SUMMARY results category displays the following message:

```
Results OK
```

4.3 LOGIC & TIME RESULTS

The LOGIC & TIME Results category includes results based on bit errors detected in the test pattern and also includes the current time and date setting. The LOGIC & TIME category can include the following results.

```
Rcv Pat (Received Pattern)
Bit Errs (Bit Errors)
BER (Bit Error Ratio)
Patt Loss (Pattern Loss)
Patt Slip (Pattern Slip)
Elpsd Sec (Elapsed Second)
Test Sec (Test Second)
Time
Date
```

RT Delay (Round Trip Delay)
SL Delay (Signal Lead Delay)
Char Err (Character Error)

Rcv Pat

The Rcv Pat (Received Pattern) result indicates the test pattern that is being detected when the INTERCEPTOR 147 is set up for automatic pattern detection.

Bit Errs

The Bit Errs (Bit Errors) result indicates the number of bit errors detected in the test pattern since pattern synchronization was achieved.

BER

The BER (Bit Error Rate) result is the ratio of the number of bit errors to the total number of bits received.

Patt Loss

The Patt Loss (Pattern Synchronization Loss) result indicates the number of times the receiver has lost pattern synchronization.

Patt Slip

The Patt Slip (Pattern Slips) result indicates the number of pattern slips detected in the received pseudorandom (2^N-1) test pattern. Pattern slips occur when one or more bits of the test pattern are deleted or repeated.

Elpsd Sec

The Elpsd Sec (Elapsed Seconds) result indicates the number of seconds that have elapsed since the test was restarted.

Test Sec

The Test Sec (Test Seconds) result indicates the number of seconds that have elapsed since achieving pattern synchronization.

INTERCEPTOR 147 2 Mbit/s and Data Analyzer

Time

The Time result indicates the current time (in hours, minutes, and seconds) using a 24-hour clock and in the following format: HH:MM:SS.

Date

The Date result indicates the current date (in day, month, and year) in the following format: DD MMM YYYY.

RT Delay

The RT Delay (Round Trip Delay) result indicates the amount of time it takes for a signal to travel to the looped-back point in the network and back. (This test result is available only when Pattern is set to DELAY.)

NOTE: To update this test result, press the **RESTART** control.

The accuracy of this result is to the nearest bit (for example, at 64 kbit/s the accuracy is ± 32 microseconds, and at 2 Mbit/s the accuracy is ± 1 microsecond).

SL Delay

The SL Delay (Signal Lead Delay) result indicates the amount of time from the rising edge of the RTS signal to the rising edge of the CTS signal.

Char Err

The Char Err (Character Error) result indicates the number of characters that had one or more errors.

4.4 SIGNAL, CODE & FAS RESULTS

The SIGNAL, CODE & FAS Results category contains 2.048 Mbit/s signal frequency and level measurements, and contains results that are based on code and FAS errors. (The SIGNAL, CODE & FAS results are available only when Test is set to 2M or MUX.) The SIGNAL, CODE & FAS category can include the following results.

- Freq (Frequency)
- Freq Δ ppm (Frequency Deviation)
- Bit Slip
- Frame Slip
- Level (dBnom)
- Level (Vpeak)
- Code Errs
- Code Rate
- FAS Errs
- FAS Rate
- MFAS Errs
- MFAS Rate
- CRC Errs
- CRC Rate
- FAS Word
- NFAS Word
- MFAS Word
- CRC MF Wrd
- REBEs
- Sa6Bits

Descriptions of the SIGNAL, CODE & FAS results follow.

Freq

The Freq (Frequency) result indicates the measured frequency (in hertz) of the received signal.

Freq Δ ppm

The Freq Δ ppm (Frequency Deviation) result indicates the peak value difference between the measured frequency and the 2.048 Mbit/s internal clock, expressed in parts per million (ppm).

Bit Slip

The Bit Slip result indicates the difference between the recovered clock of the receiver input and the recovered clock of the 2M Reference Input. (The Bit Slip result is available if Option 147-1 is installed.)

Frame Slip

The Frame Slip result is the Bit Slip result divided by the number of bits per frame (256). (The Frame Slip result is available if Option 147-1 is installed.)

Level (dBnom)

The Level (dBnom) result indicates the level of the received signal, expressed in dB, relative to the 2 Mbit/s G.703 nominal value.

Level (Vpeak)

The Level (Vpeak) result indicates the peak level of the received 2 Mbit/s signal, expressed in volts.

Code Errs

The Code Errs (Code Errors) result indicates the number of code violations detected at 2 Mbit/s.

Code Rate

The Code Rate result is the Code Errs result divided by the number of bits received.

FAS Errs

The FAS Errs (Frame Alignment Signal Errors) result indicates the number of FAS words or FAS bits received that contain an error. (FAS Errs measures either FAS bit errors or FAS word errors depending on the selection for FAS Results in the AUXILIARY setup category.)

FAS Rate

The FAS Rate result is the FAS Errs result divided by the number of bits received since the start of the test.

MFAS Errs

The MFAS Errs (Multiframe Alignment Signal Errors) result indicates the number of MFAS words received since MFAS or MFAS-CRC synchronization that contain an error.

MFAS Rate

The MFAS Rate result is the MFAS Errs result divided by the number of bits received.

CRC Errs

The 2 Mbit/s CRC Errs (Cyclic Redundancy Code Errors) result indicates the number of CRC-4 errors received while in FAS-CRC or MFAS-CRC synchronization.

CRC Rate

The CRC Rate result is the 2 Mbit/s CRC Errs result divided by the total number of CRC-4 sub-multiframes received.

FAS Word

The FAS Word result is the FAS Word found in Timeslot 0 of even-numbered frames.

The format for the FAS Word result is C0011011, where:

C Indicates the presence of a valid CRC-4 code.

0011011 The normal Frame Alignment Signal. (If an X appears in place of any of the bit positions, it indicates an error in the indicated bit position.)

NFAS Word

The NFAS Word (“Not FAS” Word) result presents the 8-bit byte found in Timeslot 0 of odd-numbered frames (which do not contain a frame alignment signal).

The format for the NFAS Word result is C1ABBBBB, where:

- C A “C” in the first bit position indicates the presence of a valid CRC-4 code.
- 1 Bit position two should always be set to “1.” (An “X” appears if the bit is received in error.)
- A Bit 3 indicates the absence or presence of a FAS Distant alarm, where 0 represents the absence and 1 represents the presence.
- BBBBB Spare bits that are used in various applications recommended by CCITT. When these bits are not used, they should be set to “1.”

MFAS Word

The MFAS Word (Multiframe Alignment Signal Word) result indicates the 8-bit byte found in Timeslot 16 of Frame 0 of every multiframe.

The format for the MFAS Word result is MMMMbabb, where:

- MMMM The received Multiframe Alignment Signal. Normally, the MFAS is “0000.” If an X appears in place of any of the bit positions, it indicates an error in the indicated bit position.
- b Spare bits. Normally set to “1.”
- a Indicates the absence (0) or presence (1) of an MFAS Distant alarm.

CRC MF Wrd

The CRC MF Wrd (CRC Multiframe Word) result indicates the values received in the Bit 0 position of the eight consecutive NFAS words in a multiframe.

The format for the CRC MF Word result is 001011ii, where:

- 001011 The CRC Multiframe Alignment Signal. If an X appears in place of any of the bit positions, it indicates an error in the indicated bit position.
- ii International bits. The values that appear in these bit positions will depend on the application.

REBEs

The Remote End Block Errors (REBEs) result indicates the number of Remote End Block Errors detected while in CRC-4 multiframe alignment with REBEs turned on. The REBEs result is only valid for 2 Mbit/s modes with CRC set to ON.

Sa6Bits

The Sa6Bits result displays the Sa6 loop code bits. The Sa6 messages are applicable to 2M framed, 2M Voice, 2M Nx64k/56k, 2M Mx64k/56k, and 2M 64k/56k setups. The four Sa6 bits represent specific network conditions, as follows:

0000	No loop backs selected
1110, 0111, 0001, 0010,	NTPM frame sync loss NTPM power loss
0100, or 1000 1111	NTPM AIS

4.5 CHAN. & SIGNALING RESULTS

The CHAN. & SIGNALING (Channel and Signaling) results category contains results regarding the timeslots. An example set of CHAN. & SIGNALING results (for Timeslot 3) is shown below.

```

Timeslot: 3
Active Timeslots:
F123...789012...5
M78.....56...901
-----
Timeslot: 3
Rx Byte:      00011010
ABCD:                1101
Freq:           1966 Hz
-----
Timeslot: 3
Peak:           -126
Level:          -7.6 dBm

```

The CHAN. & SIGNALING category can include the following results.

```

Timeslot
Active Timeslots
Rx Byte
ABCD
Freq (Hz)
Peak
Level (dBm)
C-Bits
C-Bit Delay

```

Timeslot

The Timeslot line is displayed at the top of every page of the CHAN. & SIGNALING display. The Timeslot number (0 through 31) indicates the timeslot for which the results are provided. To see the results for a different timeslot, move the cursor to the timeslot number and press SELECT.

Active Timeslots

The Active Timeslots result provides a graphical representation of timeslots 0 through 31 in the following format:

```
F123••••789012••5
M78•••••••56••901
```

where:

- 0 - 9 Indicates the last digit of the timeslot number (0 to 31) of an active timeslot. (A timeslot is considered to be active when a PCM signal with a level greater than -35 dBm is detected on the timeslot.)
- F When FAS is present, an “F” replaces the “0” of Timeslot 0 to indicate the presence of the FAS word.
- M When MFAS is present, an “M” replaces the “6” of Timeslot 16 to indicate the presence of the MFAS word.
- Replaces a timeslot’s number in the graphical representation to indicate that the timeslot is idle.

Rx Byte

The Rx Byte (Received Byte) result indicates the 8-bit byte received in the selected timeslot.

ABCD

The ABCD result indicates the ABCD, or channel-associated signaling (CAS), bits in the selected timeslot. (The ABCD result is available only when Framing is set to MFAS or MFAS-CRC.)

INTERCEPTOR 147 2 Mbit/s and Data Analyzer

Freq

The Freq (Frequency) result is the measured frequency of the PCM-encoded signal in the selected timeslot.

Peak

The Peak result is the peak PCM code (1 through 27) detected during the previous second in the selected timeslot.

Level (dBm)

The Level result is the measured power (in dBm) of the signal in the selected timeslot.

C-Bits

The C-Bits result displays the C-Bit information for the RX voice channel in the following format:

<u>Loop 2M</u>	<u>On</u>
F011100001001000	

If out of C-Bit Framing synchronization, the C-Bits show “f00000000000000” and Status shows IDLE.

C-Bit Delay

The C-Bit Delay is the delay between the time the last C-Bit is sent and the C-Bit Word is received with the acknowledgement bit (bit 8) low.

4.6 PERFORMANCE RESULTS

The PERFORMANCE Results category contains results that are calculated according to CCITT Recommendation G.821 or M.2100 depending on the Auxiliary Category Performance selection (M.2100 or G.821). These results are based on out-of-service bit error results that are extrapolated over time to determine useful information that is reported as Performance results. For more information about how these Results are calculated, see Appendix D.

The PERFORMANCE category can include the following results.

G.821 Results

Avl Sec
 % Avl Sec
 Unavl Sec
 SES
 %SES
 Err Sec
 Deg Min
 % Deg Min
 EFS
 %EFS
 Err-SES
 BER-SES

M.2100 Results

2 Avl T
 2 %Avl T
 2 Una T
 2 SES
 2 %SES
 2 ES
 2 %EFS
 2 ESF

Test Results

4.6.1 G.821 Results**Avl Sec**

Available Seconds, calculated as specified in CCITT Specification G.821.

%Avl Sec

Percentage of Available Seconds, calculated as specified in CCITT Specification G.821.

Unavl Sec

Unavailable Seconds, calculated as specified in CCITT Specification G.821.

SES

Severely Errored Seconds, calculated as specified in CCITT Specification G.821.

%SES

Percentage of Severely Errored Seconds, calculated as specified in CCITT Specification G.821.

Err Sec

Errored Seconds— The number of Available Seconds that contain one or more errors, calculated as specified in CCITT Specification G.821.

Deg Min

Degraded Minutes, calculated as specified in CCITT Specification G.821.

%Deg Min

Percentage of Degraded Minutes, calculated as specified in CCITT Specification G.821.

EFS

Error Free Seconds, calculated as specified in CCITT Specification G.821.

%EFS

Percentage of Error Free Seconds, calculated as specified in CCITT Specification G.821.

Err-SES

Bit Errors Minus Severely Errored Seconds — Total bit errors, excluding errors that occurred during severely errored seconds.

BER-SES

Bit Error Rate Minus Severely Errored Seconds — The BER calculated over the test interval, excluding severely errored seconds.

4.6.2 M.2100 Results**2 Avl T**

Available Time (in seconds), calculated as specified in CCITT Specification M.2100.

2 %Avl T

Percentage of Available Time, calculated as the ratio of the number of available seconds to the total number of test seconds, then multiplied by 100.

2 Unavailable Time

Unavailable Time, calculated as specified in CCITT Specification M.2100.

2 SES

Severely Errored Seconds, calculated as specified in CCITT Specification M.2100.

2 %SES

Percentage of Severely Errored Seconds, calculated as specified in CCITT Specification M.2100.

2 ES

Errored Seconds— The number of Available Seconds that contain one or more errors, calculated as specified in CCITT Specification M.2100.

2 EFS

Error Free Seconds, calculated as specified in CCITT Specification M.2100.

2 %EFS

Percentage of Error Free Seconds, calculated as specified in CCITT Specification M.2100.

4

INTERCEPTOR 147 2 Mbit/s and Data Analyzer

Test Results

USING A PRINTER

5.1 OVERVIEW

You can set up the INTERCEPTOR 147 to create various types of Prints. The Prints are placed in the INTERCEPTOR 147's Print Buffer. The Print Buffer can hold up to 50 standard (STD) Results Prints or 500 Event Prints. The contents of the Print Buffer remain even when the test instrument is powered off (because the buffer is part of the test instrument's battery-backed memory). To send the contents of the Print Buffer to a printer, connect a printer to the INTERCEPTOR 147 and set up for printing. When a Print is sent to the printer, the information is removed from the Print Buffer.

For information regarding how to create the following types of Prints, see the indicated section.

Controls Print	Section 5.2
Results Print	Section 5.3
Auto Print - TIMED	Section 5.4
Auto Print - EVENT	Section 5.5
Histogram Print	Section 5.6

For information on how to connect a printer to an INTERCEPTOR 147 and set up for printing, see Section 5.7.

5.2 CONTROLS PRINT

A Controls Print provides a Print indicating the test instrument's current configuration.

To create a Controls Print, press the PRINTER CONTROLS control on the INTERCEPTOR 147. A sample Controls Print follows.

```

=====
CONTROLS PRINT      16:10:06 7-JAN-1994
Self Loop          ON  Err Insert      OFF
Test Mode          2048K Transmitter    ON
Tx Clock INT      2048K
Framing            AUTO  Pattern        AUTO
Tx ABCD            1101  Tx AIS Alarm  OFF
Tx FAS Alarm      OFF  Tx MFAS Alarm OFF
TX NFAS           Clal1111  Tx MFAS  00001a11
Result Print      SUM  Auto Prints  OFF
RS232 Mode        PRINTER  RS232 Prt2400,N,8
Printer Mode      ASCII  Printer Term CRLF
Hist Buf          0% OFF  Hist Rslt     SES
Start             00/00:00  LenAUTO  00/00:01
Hist Type         GRAPH

```

5.3 RESULTS PRINT

A Results Print gives you a Print of the accumulated test results. To create a Results Print, use the following instructions.

1. **Set up for the type of Results Print you want.**
In the AUXILIARY category's Result Print item, select the desired type of Results Print.

2. To create a manual Results Print, press the PRINTER RESULTS control.

When you press the PRINTER RESULTS control, a Results Print (of the type you have selected) is created.

Following are descriptions of the types of Results Prints.

Results Print (Standard Format)

A Results Print in Standard (STD) format includes every result maintained by the test instrument. A sample Results Print in Standard Format follows.

```

=====
RESULTS PRINT      16:10:15 7-JAN-1994
Rcv Pat:      2^15-1  Bit Errs:      0
BER:          0.E-09  Patt Loss:      0
Patt Slip:      0    Elpsd Sec:  3161
Test Sec:      3161  Freq: 2047999 Hz
Freq ppm:      -1   Bit Slip: No Ref
Frame Slip: No Ref  Level:-0.1 dBnom
Level:  2.974 Vpeak  Code Rate:0.E-09
FAS Rate:  0.E-06  MFAS Rate:0.E-06
CRC Rate:  0.E-06  CRC Errs:      0
CRC MF Wrd:00101111  Code Errs:      0
FAS Errs:      0   MFAS Errs:      0
FAS Word:  C0011011  NFAS Word:
C1011111
MFAS Word: 00001011  %EFS:      100.0 %
%SES:      0.0 %    %Avl Sec:100.0 %
%Deg Min:  0.0 %    EFS:      3161
Err Sec:      0    SES:      0
Err-SES:      0   BER-SES:  0.E-09
Deg Min:      0   Avl Sec:  3161
Unavl Sec:      0  Signal:      On
FAS Sync:      On  MFAS Sync:  On
Patt Sync:      On  Patt Invr:  Off
CRC4:          On  TS-16 AIS:  Off
AIS:          Off  MFAS Dist:  Off
FAS Dist:      Off
Patt Slip:      Off

```

Results Print (Summary Format)

A Results Print in Summary format provides a list of the most important results, as shown in the following example.

```
=====
RESULTS PRINT      16:10:30 7-JAN-1994
Patt Loss:         0 MFAS Errs:  0
AIS:               Off MFAS  Dist: Hist/Off
%Avl Sec: 100.0 % Err Sec:    2
%EFS:              99.9 % %SES: 0.1 %
%Deg Min:    0.0 %
```

Results Print (Signaling Summary Format)

A Results Print in Signaling Summary format lists up to the last 250 signaling changes detected on the selected voice timeslot since the start of the current test. Each change of state is time and date stamped. A sample Results Print in Signaling Summary Format follows.

```
=====
SIGNALING SUMMARY 14:50:24 15-JAN-1994
TIMESLOT 01  ABCD
14:49:08      15-Jan-1994      0101
14:49:13      15-Jan-1994      1101
14:49:21      15-Jan-1994      0101
14:49:27      15-Jan-1994      1101
14:49:40      15-Jan-1994      0101
14:49:53      15-Jan-1994      1101
14:50:21      15-Jan-1994      0101
```

5.4 AUTO PRINT — TIMED

A Timed Print is created automatically whenever a specified amount of time elapses. A Timed Print looks just like a Results Print, except that it is labeled TIMED PRINT (instead of RESULTS PRINT or SIGNALING SUMMARY). The type of Timed Results Print (SUM, STD, or SIGNAL) depends on the setting of the Result Print item.

To create a Timed Print, use the following instructions.

1. **Select the AUXILIARY setup category.**
2. **Set Auto Print to TIMED.**
3. **Set Time Interval to the desired value**
Determine the desired time interval between automatic Timed Prints in hours and minutes (HH:MM).

5.5 AUTO PRINT — EVENT

An automatic Event Print is created whenever a specified event occurs. The Print includes the name of the event, the accumulated value of the event since the beginning of the test, and the date and time that it occurred.

To create an Event Print, use the following instructions.

1. **Select the AUXILIARY setup category.**
2. **Set Auto Print to EVENT.**
3. **Set Event(s) to act as the Event Print trigger.**
Each Event Print lists all the error types, alarms, and events that occurred during the second the Event Print was triggered.

Two sample Event Prints follow.

```
EVENT PRINT 16:11:35 7-Jan-1994
HDB3 Loss          0   Patt Loss          0
FAS Loss           1   MFAS Loss          0
AIS Present        NO
```

```
EVENT PRINT 16:11:35 7-Jan-1994
HDB3 Present       YES   Pattern Sync YES
MFrame Err         5   FAS Sync         YES
MFAS Sync          ON   AIS Clear        NO
MFAS Dist          OFF   MFAS Dist Clear
```

5.6 HISTOGRAM PRINT

A Histogram Print provides information regarding accumulated results for a specified period of time. There are two types of Histogram Prints: Graph and List. Examples of the different formats of histogram prints, depending on the specified setup, are provided at the end of these instructions. For an explanation of the parts of a Histogram Print, see Appendix D.

To create a Histogram, use the following instructions.

Ensure the histogram buffer includes the desired information.

1. If desired, clear the histogram buffer.

If the buffer contains information that you no longer need, you can clear the histogram buffer by using the Hist Buf Clear? item in the AUXILIARY setup category. To find out how full the histogram buffer is at any time, check the Hist Buf item in the AUXILIARY setup category.

2. When desired, turn the histogram buffer on to start collecting information.

To turn on the histogram buffer, in the AUXILIARY category, set Hist Buf to ON. When the histogram buffer is on, information for all histogrammable results is continually stored in the histogram buffer.

Specify the format for the histogram print.

(To see examples of the various formats, see the diagrams that follow this list of instructions.)

3. Select the AUXILIARY setup category.

4. Select Hist Type (GRAPH or LIST).

Use GRAPH to present the results information in the form of a bar graph and proceed to Step 5.

Use LIST to present the results information as a list of ASCII characters and skip to Step 6.

5. Set Printer Mode (GRAPH or ASCII).

For non-graphics printers, use ASCII (so that the bars of the graph can be represented using ASCII characters). For graphics printers, use GRAPH or ASCII.

Specify the histogram print information.

6. Set the Hist Rslt item.

You can request a histogram for a single result or histograms for all results.

7. Set Start and Len.

You can print all, or only a portion of, the contents of the histogram buffer. Use Start to specify the start time and Len to specify the amount of time to be covered.

To print the entire contents of the histogram buffer, set Start to 00/00:00 and set Len to AUTO. If you find that all (or most) of the results are clustered around a given time period, you can create another Histogram Print — this time “zooming in” on a smaller time period so that you can see that time period in greater detail. (The minimum span of time on which you can zoom in is 60 seconds.)

Create the histogram.

8. Select the Hist Print? item and press SELECT.

5.6.1 Examples of Histogram Prints

The appearance of a Histogram Print depends on the setting of Hist Type (GRAPH or LIST) and, if Hist Type is set to GRAPH, the setting for Printer Mode (GRAPH or ASCII).

5

INTERCEPTOR 147 2 Mbit/s and Data Analyzer

Overview

Figure 5-1 is an example of a Histogram Print when Hist Type is set to GRAPH and Printer Mode is set to GRAPH. The bars in the graph represent the test results.




Figure 5-1
Histogram Print (GRAPH; GRAPH)

3. Select appropriate Prt Type.

If you are using TTC's PR-40A printer, select PR-40A. This selection automatically selects the appropriate baud rate, parity, and data bits settings.

If you are using a different printer, select OTHER, then set RS232 Port to the baud rate, parity, and data bits that are appropriate for the printer you are using.

Set up the printer.**4. Set the baud rate, parity, data bits, and number of stop bits.**

The printer must be set up for the same baud rate, parity, data bits, and stop bits as the INTERCEPTOR 147.

If you are using the PR-40A Thermal Printer, verify that the DIP switches on the bottom of the printer are set up to match the automatic settings on the INTERCEPTOR 147:

Baud Rate	2400
Parity	None
Data Bits	8
Stop Bits	1

Connect the printer to the INTERCEPTOR 147.**5. Using the Printer/Remote Control cable (#31202), connect the INTERCEPTOR 147 to the printer.**

Use the 8-pin to 25-pin Printer/Remote Control cable (Model 31202), to connect the INTERCEPTOR 147 to the printer (See Figure 5-4). (For information regarding the pin assignments for the Printer/Remote Control cable, see Appendix A.)

6. Check the paper supply in the printer.




Figure 5-4
Printer Connection

Prepare to print

7. Power on the INTERCEPTOR 147 and the printer.

NOTE: Do not place the printer on line yet!

8. If desired, clear the Print Buffer.

The Print Buffer stores Prints (including automatically-generated Prints) for printing when a printer is available. If you do not want to print any stored Prints, clear the buffer. To clear the Print Buffer, press the PRINTER CLEAR control. The display shows the following message: Are You Sure NO YES?. Position the cursor to the appropriate choice and press SELECT. The display momentarily shows the following message: CLEARING PRINT BUFFER.

Begin printing.

9. To begin printing, place the printer on line.

REMOTE CONTROL

6.1 OVERVIEW

You can control the INTERCEPTOR 147 by remote control. That is, instead of configuring the INTERCEPTOR 147 by pressing the controls on the front panel and using the SETUP categories, you can configure the INTERCEPTOR 147 by typing in commands on a computer keyboard. And instead of viewing test results by observing the front panel of the INTERCEPTOR 147 or by printing out the results, you can view test results by displaying them on a computer screen.

The INTERCEPTOR 147 complies with the command syntax specified in IEEE-488.2 (1987). Among other things, IEEE-488.2 supports certain common commands and standardizes the numerical format for exponential notations to make writing remote control programs less complex.

For information on how to begin and to operate in remote control, see Section 6.2. For an alphabetical list and description of the remote control commands and queries, see Section 6.3. For a description of Error Messages you might see when operating in remote command mode, see Section 6.4. For details regarding IEEE 488.2 status register reporting, see Appendix B.

6.2 REMOTE CONTROL OPERATION

If you have a suitable remote controller (such as a dumb terminal, a computer, or a controller), perform the following steps to set up for Remote Control operation.

1. Connect the 147 and the remote controller.

The 8-pin to 25-pin Printer/Remote Control cable (Model 31202) is used to connect the INTERCEPTOR 147 to the remote controller. Plug the 8-pin round connector into the INTERCEPTOR 147's PRINTER / REMOTE CONTROL port, and plug the 25-pin D connector into the appropriate port on the remote controller.

NOTE: Since the same port on the test instrument is used for printing and for remote control, the printer and the remote controller cannot be used at the same time. However, information that would normally be printed can be output to the remote controller's screen.

2. Power on the 147 and the remote controller.

3. Set up the 147 to operate under remote control.

In the AUXILIARY category, set RS232 Mode to REMOTE. Also, appropriately set the RS232 Port, Printer Mode, and Printer Term items.

4. To begin type Control C at the remote controller.

A prompt character (>) appears on the controller monitor to indicate that you can enter your first command/query. When you enter the first command/query, the LED for PANEL LOCK illuminates to indicate that control is now at the controller (and not at the front panel).

Initially, the controller is in “terminal” mode. In terminal mode, the INTERCEPTOR 147 operates interactively with the remote controller. That is, the INTERCEPTOR 147 provides a prompt character (>) when it is ready to receive a command, echoes all characters back to the remote controller, and transmits error response messages.

If you do not want to see the commands/queries you type in or any error messages, you can switch to “computer” mode. In computer mode, the INTERCEPTOR 147 provides an output to the controller only in direct response to a query. The controller receives no other output. Computer mode lets you concentrate on the commands and responses, without being interrupted by echoed statements or error messages.

To switch to computer mode, type the following command:

```
MISC:RC_MODE COMP.
```

5. When you are finished using remote control mode, return control to the front panel.

To leave remote control and return control to the front panel, enter the LOCAL command.

6.3 COMMANDS AND QUERIES

The remote control commands are messages that you can send to the INTERCEPTOR 147. The remote control commands include commands that are standard with any IEEE 488.2 interface, plus commands used to set up the INTERCEPTOR 147, commands to obtain tests results, and miscellaneous commands. The remote control queries are messages that you send to the INTERCEPTOR 147 to request information.

6.3.1 Syntax for Commands and Queries

The general format for entering commands is:

```
command:subcommand parameter1,parameter2
terminator
```

There is a colon between the command and the subcommand, and there is a space between the subcommand and the first parameter (when there is a parameter). If there is more than one parameter, the parameters are separated by a comma. A command always ends in a terminator. (The terminator is whatever you have set it to be. See the SET:TERM command.)

You may enter more than one command at a time. Just separate the commands with a semicolon and when you are finished entering commands, enter a terminator, as illustrated below.

```
command:subcommand;command:subcommand
terminator
```

Additionally, when you type a string of commands, if they all begin with the same command, you do not need to type the command each time; just type the subcommand and parameters as in the following example (which does not repeat the "SET:" command before the "HSTC" subcommand).

```
SET:HSTB OFF;HSTC
```

When you enter a series of commands in a single string, the responses will be presented as a string separated by semicolons.

The following conventions are used in the representation of the commands/queries presented in this section.

- | | |
|---------|---|
| < > | Substitute the appropriate value (in the indicated format, as appropriate). |
| [x y z] | You must type x, or y, or z. |
| [?] | You may type ?, as desired. |

NOTE: When an underscore (_) or quotation marks (“ ”) are shown in the command, you must include them when you type the command.

6.3.2 Common Commands and Queries

The standard IEEE 488.2 commands and queries are listed alphabetically in this section. These commands all begin with an asterisk. Information that is entered using the remote controller is shown in **this bold typeface**.

Where useful, an explanation and example are included. Additionally, for the RES: queries, short forms of the query are shown and “Not Ready Values” (NRV) are indicated, as applicable. (The NRV is the response that is provided when you type in a query and the result is not yet available. When the result becomes available, it appears on the monitor without the need for you to repeat the command.)

***CLS**

Clear Status

command only

***ESE [<mask> | ?]**Event Status Enable command/query

The *ESE command sets the Standard Event Status Enable Register bits. The value of the bits in the Standard Event Status Enable Register determines which bits in that register are enabled. When a bit of the Standard Event Status Register and its corresponding enable bit are set, the Event Status bit 5 (ESB) of the Status Byte Register is also set.

The *ESE? query requests the current contents of the enable register. When the Standard Event Status Register is read, the value returned is the bit weights of all the set bits at the time the byte was read.

The act of reading the Standard Event Status Enable Register sets Bit 5 of the Status Byte Register.

The bits in the Standard Event Status Enable Register include:

Bit 0	Operation Complete
Bit 1	Request Control
Bit 2	Query Error
Bit 3	Device Dependent Error
Bit 4	Execution Error
Bit 5	Command Error
Bit 6	User Request
Bit 7	Power On

For additional information, see the *ESR and *STB commands, and refer to Appendix B.

Example:

```
>*ESE32 Enables bit 5 (Command Error) of the
Standard Event Status Enable Register.
>*ESE? Reads back the Standard Event Status
Enable Register.
```

32

***ESR?**Event Status Register query only

The *ESR? query requests the contents of the Standard Event Status Register. The value returned is the weight of all bits that are set at the time you read the byte. The Standard Event Status Register is cleared after it is read.

The bits of the Standard Event Status Register include:

Bit 0	Operation Complete
Bit 1	0
Bit 2	Query Error
Bit 3	0
Bit 4	Execution Error
Bit 5	Command Error
Bit 6	0
Bit 7	Power On (sets Bit 5 of the Status Byte Register)

The act of reading the Standard Event Status Register sets Bit 5 of the Status Byte Register.

For additional information, see the *SRE and *OPC commands, and see Appendix B.

Example:

```
>*ESR?   Requests the Event Status Register status.  
32      Response indicates that a Command  
        Error occurred.
```

***IST?**Individual Status query only

The *IST? query requests device status information from the Parallel Poll Enable Register.

6

INTERCEPTOR 147 2 Mbit/s and Data Analyzer

*LRN?

Learn Device Setup query only

The *LRN? query requests the current test setup. The response lists the commands that are sent to the test instrument at some later time to restore it to its present setup.

*OPC[?]

Operation Complete command/query

Use the *OPC command to set the Operation Complete (OPC) bit (Bit 1 of the Standard Event Status Register). This bit is set when all pending device operations have been completed. (For additional information, see Appendix B.)

The response to the *OPC query is an ASCII "1" in the output queue when all pending device operations have been completed.

Example:

>**SET:TMOD 2048K; *OPC** Sets the OPC bit 1 in the Standard Event Status Register after the test mode has been set to 2048K.

>**SET:TMOD 2048K; *OPC?**
1 Responds with a 1 after the test mode has been set to 2048K.

***OPT?**

Option Identification query only

The *OPT? query requests which options are installed in the INTERCEPTOR 147. A “0” represents an option that is not installed. If no options are installed, a series of seven 0’s is returned. An installed option is represented by its name.

NOTE: As new options and capabilities are developed, the number of elements in the response will almost certainly change in future software versions. However, the order and positions of the currently defined options will not change.

Example:

>*OPT? Requests the list of currently installed options.

DELTA_PPM, 2M_REF, 0, 0, 0, 0, 0

***PRE [<int> | ?]**

Parallel Poll Enable Register command/query

Use the *PRE command to set the IST message of the INTERCEPTOR 147.

The *PRE? query requests the contents of the Parallel Poll Enable Register. The value returned is the weight of all bits that are set at the time you read the byte. The Parallel Poll Enable Register is cleared after it is read.

The act of reading the Parallel Poll Enable Register sets the IST message.

6

INTERCEPTOR 147 2 Mbit/s and Data Analyzer

Remote Control

The bits of the Parallel Poll Enable Register include:

Bit 0	Error Available
Bit 1	0
Bit 2	Test Status Summary
Bit 3	0
Bit 4	0
Bit 5	Event Status Summary
Bit 6	Master Status Summary
Bit 7	0

***PSC [<int> | ?]**

Power-on Status Clear command/query

Use the *PSC command to set the power-on status clear bit setting of the INTERCEPTOR 147, using the following values for <int>.

- 1 The INTERCEPTOR 147 automatically clears all of the Status Enable Registers when powered on. This setting prevents the INTERCEPTOR 147 from generating a service request when it is powered on.
- 0 The INTERCEPTOR 147 does not clear the enable registers when powered ON.

The *PSC? query requests the current power-on status clear setting.

Example:

- >*PSC 0 Preserves the Status Enable Registers through a power cycle.
- >*PSC? Requests the current value of the power-on status clear setting.

0

***RCL <int>**

Recall Stored Test Setups command only

The *RCL command causes the INTERCEPTOR 147 to recall a stored test setup. This command is the same as the Program Recall item in the AUXILIARY category. Unlike the Program Recall item, however, the remote control and

printer device selections are not changed, nor is the RS232 setting changed. This exception ensures that remote control operation can continue after the *RCL command is issued. Valid program numbers are 0 to 9.

Example:

```
>*RCL 3           Recalls stored test setup number
                  3.
```

***RST**

Reset to factory defaults. command only

The *RST command sets the INTERCEPTOR 147 to its factory default settings.

***SAV <int>**

Save test setups. command only

The *SAV command saves the current configuration of the test instrument, and under the number you specify. (Valid numbers are 0 through 9.) This command is the same as the Program Store item in the AUXILIARY category.

Example:

```
>*SAV 3           Saves the current test setup as
                  Setup #3.
```

***SRE [<mask> | ?]**

Service Request Enable Register command/query

The *SRE command sets the Service Request Enable Register bits. The value of the bits in the Service Request Enable Register determines which bits in the Service Request Register are to be enabled. When a bit of the Service Request Register and its corresponding enable bit are set, the Master Summary Status (MSS) bit 6 of the Status Register is also set. The Master Summary Status bit represents the summary of all the status registers, queues, and buffers.

The *SRE? query responds with the current contents of the Service Request Enable Register. When the Service Request Enable Register is read, the value returned is the bit weights of all bits that are set at the time the byte is read.

6

INTERCEPTOR 147 2 Mbit/s and Data Analyzer

Remote Control

The act of reading the Parallel Poll Enable Register sets Bit 6 of the Status Byte Register.

The bits of the Service Request Enable Register include:

Bit 0	Error Available
Bit 1	Print Available (PAV)
Bit 2	Test Status Summary
Bit 3	0
Bit 4	0
Bit 5	Event Status Summary
Bit 6	0
Bit 7	0

For additional information, see the *STB command, and see Appendix B.

Example:

```
>*SRE 2           Enables Bit 1 (Print Available,
                  PAV) to set the Master Status
                  Summary bit.

>*SRE?           Requests the SRE register status.
2               The INTERCEPTOR 147
                responds with the current value
                of the SRE register.
```

*STB?

Status Byte query only

The *STB? query requests the current value of the status byte. When you read the Status Byte Register, the value returned is the bit weight of all bits that are set at the time you read the byte.

The bits read include:

Bit 0	Error Available (EAV)
Bit 1	Print Available
Bit 2	Test Status Summary
Bit 3	0
Bit 4	0

Bit 5	Event Status Summary
Bit 6	Master Status Summary
Bit 7	0

For additional information, see the *SRE command, and see Appendix B.

Example:

```
>*STB?  Requests the Status Byte register status.
33      Indicates that the ESB and EAV bits are
        set.
```

***TRG**

Trigger command only

The *TRG command executes a device trigger, causing the INTERCEPTOR 147 to clear all results. This command is similar to the RESULT:CLEAR command.

***TST?**

Self-Test query only

Use the *TST? query to find out whether the INTERCEPTOR 147 passed or failed its last self-test. The INTERCEPTOR 147 performs a self-test when powered on. The *TST? query does not cause a self-test to be performed. A response to a *TST? query of "0" indicates that no problems were encountered during the self-test. A response of "1" indicates that a problem occurred during the self-test. Possible problems identified by the self-test are ROM failure, RAM failure, and NOVRAM loss.

Example:

```
>*TST?  Requests the self-test status.
0       Self-test was successful.
```

6

INTERCEPTOR 147 2 Mbit/s and Data Analyzer

***WAI**

Wait command only

The *WAI command causes all previous commands to complete before executing any other commands or queries.

NOTE: The INTERCEPTOR 147 executes all commands serially. Therefore, the *WAI command is not necessary.

Example:

>SET:TMOD 64K; *WAI; SET:FRM AUTO<term>

Causes all commands previous to the *WAI command to execute before starting the commands after *WAI.

6.3.3 Status Commands and Queries

STATUS:ALRM?

Status: Alarm query only

The STATUS:ALRM? query requests the current contents of the Alarm register. The value returned is the bit weights of all the set bits at the time the byte was read.

The bits of the Alarm register include:

Bit 0	AIS
Bit 1	TS-16 AIS
Bit 2	FAS Distant
Bit 3	MFAS Distant
Bit 4	0
Bit 5	0
Bit 6	0
Bit 7	0

The act of reading the contents of the register sets Bit 1 of the Test Summary register.

Example:

```
>STATUS:ALRM?      Returns an integer indicating
                    the status of the Alarm
                    register.

12                 A FAS Distant alarm and
                    MFAS (TS16) Distant alarm
                    are being received.
```

STATUS:ALRM_EN [<mask> | ?]

Alarm Enable command/query

The STATUS:ALRM_EN command is used to activate the alarms indicated by a “1” in the mask. The mask is a number that is the decimal equivalent of the binary number in the register (where Bit 7 is the Most Significant Bit). To enable a given alarm, specify a number that places a “1” in that alarm’s bit position.

The STATUS:ALRM_EN? query requests the current contents of the Alarm register. The value returned is the bit weights of all the set bits at the time the byte was read.

The bits read include:

Bit 0	AIS
Bit 1	TS-16 AIS
Bit 2	FAS Distant
Bit 3	MFAS Distant
Bit 4	0
Bit 5	0
Bit 6	0
Bit 7	0

Example:

```
>STATUS:ALRM_EN 4  Enables the FAS Distant
                    alarm (bit 2), since
                    410 = 1002.
```

```
>
```

STATUS:ALRM_HIST?Status: Alarm History query only

The STATUS:ALRM_HIST? query responds with an integer indicating which history alarms are activated.

The bits read include:

Bit 0	AIS
Bit 1	TS-16 AIS
Bit 2	FAS Distant
Bit 3	MFAS Distant
Bit 4	0
Bit 5	0
Bit 6	0
Bit 7	0

Example:

```
>STATUS:ALRM_HIST 8
```

The MFAS Distant history alarm (bit 3) is active.

STATUS:CLEAR_ERRStatus: Clear Error Message Queue command only

The STATUS:CLEAR_ER command clears all error messages from the buffer.

STATUS:CLEAR_PRStatus: Clear Printer command only

The STATUS:CLEAR_PR command clears the Print Buffer. (It also clears the bit in the Status byte that tells whether or not Prints are available.)

STATUS:ERROR?Status: Error Message query only

Requests the most recent error message from the error buffer. If no error messages are in the buffer, the following message is returned: "No Error".

STATUS:LINE?Status: Line query only

The response to a STATUS:LINE? query is a bit-weighted value indicating the contents of the Line register. The bits of the Line register reflect the current status of the input signal and include the following bits.

Bit 0	Signal Present
Bit 1	FAS Sync
Bit 2	MFAS Sync
Bit 3	Pattern Sync
Bit 4	Pattern Invert
Bit 5	CRC
Bit 6	0
Bit 7	0

The act of reading the Line Register sets Bit 0 of the Test Summary register.

Example:

```
>STATUS:LINE?      Reads the Line register.
11                 The value 11 (=1+2+8)
                   indicates that signal
                   presence, FAS sync, and
                   pattern sync are detected.
```

STATUS:LINE_EN [<mask> | ?]Status: Line Enable Register command/query

The STATUS:LINE_EN command is used to activate the lines indicated by a “1” in the mask. The mask is a number that is the decimal equivalent of the binary number in the register (Bit 7 is the Most Significant Bit). To enable a given line, specify a number that places a “1” in that line’s bit position.

The Line Enable Register contains a mask value for the bits to be enabled in the Line History register.

The act of reading the Line Enable Register sets bit 0 of the Test Summary register.

For additional information, see Appendix B.

The bits read include:

Bit 0	Signal Present
Bit 1	FAS Sync
Bit 2	MFAS Sync
Bit 3	Pattern Sync
Bit 4	Pattern Invert
Bit 5	CRC
Bit 6	0
Bit 7	Pattern Slip

STATUS:LINE_HIST?

Status: Line History Register query only

The response to the STATUS:LINE_HIST? query is a bit-weighted value indicating which bits are high in the Line History register. Bits 0 through 5 are set when the corresponding bits in the Line Register transition from 1 to 0 (indicating a loss of synchronization). Bit 7 is set when a pattern slip occurs. A non-zero value in this register indicates that a problem occurred since the last time the register was read.

Reading the register resets all bits to 0, and sets Bit 0 of the Test Summary register.

The bits read include:

Bit 0	Signal Present
Bit 1	FAS Sync
Bit 2	MFAS Sync
Bit 3	Pattern Sync
Bit 4	0
Bit 5	0
Bit 6	0
Bit 7	Pattern Slip

Example:

>STATUS:LINE_HIST? Reads the Line History register.

11 The value 11 (=8+2+1) indicates that the INTERCEPTOR 147 has lost pattern sync, FAS Sync, and signal presence since the register was last read.

STATUS:PRINT?

Status: Print query only

The STATUS:PRINT? query gets the most recent Print that was stored in the remote control buffer. (You can use the *STB command to determine if Bit 1 of Status Byte is set to indicate that there is a Print in the remote control buffer.) The example below shows a typical sequence of commands for use in viewing Prints. (For more information, see the commands included in the example, and the STATUS:CLEAR_PR and SYSTEM:RC_PRINT commands, and Appendix B.)

Example:

>SYSTEM:RC_PRINT ON Enables the remote control Print Buffer.

>MISC:PRT:CTRL Causes a Controls Print to be created and stored in the remote control buffer.

>*STB Requests the value of the Status Byte.

2 This response indicates that there is a Print in the remote control buffer.

>STATUS:PRINT? Requests that the most recent Print stored in the remote control Print Buffer be displayed on the remote controller's monitor.

STATUS:TEST?

Status: Test Summary Register query only

The response to the STATUS:TEST? query is a bit-weighted value indicating the contents of the Test Summary register. (The bits of the Test Summary register are set according to the corresponding bits in the Line Status Summary and Alarm Status registers.)

When one or more bits of the Test Summary Register is set, Bit 2 of the Status Byte register is set. For more information, see Appendix B.)

The bits of the Test Summary register include:

Bit 0	Line Status Summary
Bit 1	Alarm Status Summary
Bit 2	0
Bit 3	0
Bit 4	0
Bit 5	0
Bit 6	0
Bit 7	0

Example:

```
>STATUS:TEST?   Read the Test Summary
                 register.
2               The AIS Alarm Summary bit is
                 set high.
```

STATUS:TEST_EN [<mask> | ?]

Status: Test Summary Enable Register command/query

The STATUS:TEST_EN command sets the Test Summary Enable register bits. The STATUS:TEST_EN command is used to activate the lines indicated by a “1” in the mask. The mask is a number that is the decimal equivalent of the binary number in the register (where Bit 7 is the Most Significant Bit). To enable a given line, specify a number that places a “1” in the appropriate bit position.

When a bit of the Test Summary register is set and its corresponding bit in the Test Summary Enable register is also set, the Test Summary Status bit (Bit 2) of the Status Byte register is set.

The bits in the Test Summary Enable register include:

Bit 0	Line Status Summary
Bit 1	Alarm Status Summary
Bit 2	0
Bit 3	0
Bit 4	0
Bit 5	0
Bit 6	0
Bit 7	0

The `STATUS:TEST_EN?` query requests the contents of the Test Summary Enable register. The `STATUS:ALRM_EN?` query responds with an integer indicating which alarms are activated. Reads the currently enabled condition.

SYSTEM:RC_PRINT [ON | OFF]

System: Remote Control Print Buffer command only

The `SYSTEM:RC_PRINT` command turns the remote control Print Buffer on or off. If the Print Buffer is off, you cannot send information to it.

Example:

```
>SYSTEM:RC_PRINT ON      Enables printing to
                           the remote control
                           Print Buffer.
```

6.3.4 Setup Commands and Queries**SET:2MREF [BRG | TRM | MON | ?]**

Set the 2M Reference Input. command/query

This command is available only if Option 147-1 is installed.

SET:64K:RX [<timeslot> | ?]

Set the 64 kbit/s Receive Timeslot. command/query

SET:64K:TX [<timeslot> | ?]

Set the 64 kbit/s Transmit Timeslot. command/query

SET:ABCD [“<4-bit string>” | ?]

Set the ABCD (signaling) Bits. command/query

Use this command to specify the values of the ABCD (or signaling) bits in the transmitted signal. (Also see SET:IABCD.)

Example:

>SET:ABCD “1010” Sets the signaling bits to 1010.

>SET:ABCD? Requests the current setting of the signaling bits.

“1010” The signaling bits are set to 1010.

SET:ADJF [3 | 2 | 1 | ?]

Set the number of Adjacent FAS Errors. command/query

SET:AUPR:[OFF | TIMED | EVENT | ?]

Set the auto print function. command/query

SET:BEEP [ON | OFF | ?]

Set the beeper. command/query

SET:CBITS [“<15-bit string>” | ?]

Set the 15-bit C-Bit string. command/query

SET:CHRT:[NORM | REST | ?]

Set the channel rate. command/query

SET:CODE_RATE:[1E-3 | 5E-3 | ?]

Set the error insertion rate for code errors. command/query

SET:DATE [“<DD/MMM/YYYY>”]

Set the date. command only

Example:

>SET:DATE “02/JAN/1995” Sets the date to be the second day of January 1995.

SET:EMUL [DTE | DCE | ?]

Set Emulation. command/query

SET:ERRT:[LOGIC | CODE | FAS | ?]

Set the error type. command/query

SET:EVPR:ALR [ON | OFF|?]

Set the Events Print Alarms trigger. command/query

SET:EVPR:FRM [ON | OFF|?]

Set the Events Print Framing trigger. command/query

SET:EVPR:LOG [ON | OFF|?]

Set the Events Print Logic trigger. command/query

SET:EVPR:SIG [ON | OFF|?]

Set the Events Print Signaling trigger. command/query

SET:FASERR [BIT | WORD | ?]

Set FAS Error. command/query

SET:FRMG**[AUTO|MFASC|MFAS|FASC|FAS|UNFR| ?]**

Set: Framing. command/query

SET:GCLK [INTRNL | INTF | ?]

Set Generator Clock. command/query

SET:HSTB [ON|OFF|CLEAR| ?]

Set Histogram Buffer. command/query

SET:HSTC

Clear the histogram buffer. command only

SET:HSTF?

Request how full the histogram buffer is. query only

Example:

>**SET:HSTF?** Requests how full the histogram
buffer is.

54 The histogram buffer is 54% full.

SET:HSTL [“<DD/HH:MM>”|”AUTO”|”END”| ?]

Set the histogram length. command/query

Used to set (or request) the histogram's length. You can specify the amount of time, specifying values for the day, hour, and minute, as follows:

DD	00 to 99
HH	00 to 23
MM	00 to 59

For more information (and a complete example), see the SET:HSTM and SET:HSTS commands.

SET:HSTM [AUTO | MAN | ?]

Set the histogram mode. command/query

Used to set (or request) the histogram mode, which may be automatic (AUTO) or manual (MAN). When set to AUTO, you cannot use the SET:HSTL command until

after you enter the SET:HSTM MAN command. When set to MAN, you can use the SET:HSTL command to set the length of the histogram.

Example:

>SET:HSTM?	Requests the current setting.
AUTO	The current mode is AUTO.
>SET:HSTM MAN	Sets the mode to manual so that the length can be set using the SET:HSTL command.
>SET:HSTL "02/23:09"	Sets the histogram length to be 2 days, 23 hours, and 9 minutes long.
>SET:HSTL?	Requests the histogram length.
"02/23:09"	The histogram length is 2 days, 23 hours, and 9 minutes.

SET:HSTP[?]

Set the Histogram Print. query only

Use the SET:HSTP? query to find out whether or not there is a histogram in the Print Buffer. If there is a histogram in the Print Buffer, the request triggers the printout.

SET:HSTR [SIG_LOSS | FAS_LOSS | MFAS_LOSS | PATT_LOSS | AIS | TS16_AIS | FAS_DIST | MFAS_DIST | PATT_SLIP | BIT_ERRS | CODE_ERRS | FAS_ERRS | MFAS_ERRS | CRC4_ERRS | UNAVL_SEC | ERR_SEC | SES | CHER | ALL | ?]

Set the histogram results. command/query

SET:HSTS ["<DD/HH:MM>" | ?]

Set the histogram start time. command/query

Used to set (or request) the histogram's start time.

6

INTERCEPTOR 147 2 Mbit/s and Data Analyzer

The values used in the length parameter may be as follows:

DD	00 to 99
HH	00 to 23
MM	00 to 59

The start time is relative to the time the histogram buffer was turned on. For example, if the histogram buffer is turned on today at 2:00 pm, and you want the Histogram Print to contain that portion of the histogram starting at 3:15 pm tomorrow, DD/HH:MM would be 01/01:15. Therefore, you must know when the histogram buffer was turned on. (Often, the start time is the same as the buffer turn-on time. In that case, the start time is 00/00:00.)

Example:

>SET:HSTS "01/01:15" Tells the INTERCEPTOR 147 that the histogram portion to be eventually printed is to be that portion that begins one day and one hour and fifteen minutes after the histogram buffer was turned on.

>SET:HSTS? Requests the histogram start time.

"01/01:15" The histogram's start time is one hour and fifteen minutes after the histogram buffer was turned on.

SET:HSTT [GRAPH | LIST | ?]

Set the histogram type. command/query

SET:IABCD ["<4-bit string>" | ?]

Set the transmit idle ABCD bits. command/query

(See also SET:ABCD.)

SET:INTF [V.24A | V.24S | V.11 | X.21 | V.35] 64K | ?]

Set Interface. command/query

Use 64K for a G.703 64 kbit/s interface.

SET:LINE:[CS | CTS | DM | DSR | DTR | LL | RL | RLSD | RR | RS | RTS | TM | TR] [ON |OFF]?]

Set Data Leads. command/query

Example:

>SET:LINE:LL ON Sets up a local loop (so that looped-back measurements can be made).

SET:LOGIC_RATE [1E-3 | 5E-3 | ?]

Set the error insertion rate for logic errors. command/query

SET:LPBACK [OFF | CBITS | SA6BITS | ?]

Select the ISDN loopback code. command/query

SET:LPBACK_PGM ["<4-bit string>" | ?]

Set the loopback programmable 4-bit code. command/query

SET:MEMCLR

Memory Clear. command only

SET:MUX:2M [64K | NX64K | MX64K | 56K | NX56K | MX56K | ?]

Set Multiplexer 2 Mbit/s side. command/query

SET:MUX:INTF [V.24S | V.11 | X.21 | V.35 | 64K | ?]

Set Multiplexer Data Interface. command/query

SET:MUX:TXRX [2MtoD | Dto2M | ?]

Set Multiplexer Transmit/Receive. command/query

For a complete example, see the SET:TEST command.

SET:Mx64K:RX [“<32-bit string>” | ?]

Set the non-adjacent receive timeslots to be selected or not selected. command/query

Used to indicate which receive timeslots are selected. A selected timeslot is indicated by a “1”; a non-selected timeslot is indicated by a “0.” The 32-bit string represents timeslots 0 through 31.

Example:

```
>SET:Mx64K:RX "00101100000000000000000000000000"
Sets Timeslots 2, 4, and 5 to be active.
```

SET:Mx64K:TX [“<32-bit string>” | ?]

Set the non-adjacent transmit timeslots to be selected or not selected. command/query

Used to indicate which transmit timeslots are selected. A selected timeslot is indicated by a “1”; a non-selected timeslot is indicated by a “0.” The 32-bit string represents timeslots 0 through 31.

SET:Nx64K:RX [<start timeslot>, <number of timeslots> | ?]

Set adjacent receive timeslots to command/query be selected.

Used to indicate which receive timeslots (0 through 31) are selected. In <start timeslot>, enter the number of the first selected timeslot. In <number of timeslots>, enter the total number of selected timeslots. (The overall rate equals the rate for one of the timeslots times the number of timeslots selected. To set the individual timeslot rate, see SET:CHRT.)

Example:

```
>SET:Nx64K:RX 3,3
Selects receive timeslots 3, 4, and 5.
```

SET:Nx64K:TX [<start timeslot>, <number of timeslots> | ?]

Set adjacent transmit timeslots to be selected. command/query

Used to indicate which transmit timeslots are selected. The timeslots are numbered 0 through 31. In <start timeslot>, enter the number of the first selected timeslot. In <number of timeslots>, enter the total number of selected timeslots. (The overall rate equals the rate for one of the timeslots times the number of timeslots selected. To set the individual timeslot rate, see SET:CHRT.)

Example:

>**SET:Nx64K TX?** Requests selected transmit timeslots.
 4,2 Timeslots 4 and 5 are selected.

SET:OCTET [ON | OFF | ?]

Set Octet. command/query

SET:PATT [AUTO | MARK | SPACE | 1:1 | 1:3 | 1:4 | 2^6 | 2^9 | 2^11 | 2^15 | 2^20 | 2^23 | QRSS | TSBYTE | PRGM | DELAY | ?]

Set Pattern. command/query

SET:PERF [M2100 | G821 | ?]

Select performance measurement type. command/query

SET:PGRC <number>

Program Recall. command only

SET:PGST <number>

Program Store command only

SET:PORT [“<baud, parity, data bits>” | ?]

Set the RS232 port configuration. command/query

The following values may be used.

Baud 300, 1200, 2400, 4800, 9600

Parity N (no parity), E (even parity), or O (odd parity)

Data Bits 7 or 8

Example:

>**SET:PORT “2400,E,8”** Sets the port’s
configuration.

SET:PRGPAT [“<1- to 24-bit string>” | ?]

Set the programmable pattern. command/query

SET:PTHRU [ON | OFF | ?]

Set Pass-Through. command/query

**SET:RATE [300 | 600 | 1.2K | 2.4K | 4.8K |
9.6K | 19.2K | 38.4K | 48K | 56K | 64K | 128K |
256K | 384K | 512K | 1024K | 1536K | 1984K |
2084K | SYNTH | ?]**

Set Rate on the Data link. command/query

SET:RCLK:POL [NORMAL | INV | ?]

Set Receive Clock Polarity. command/query

SET:RCLK:SEL [ST | TT | ?]

Set Receive Data Clock. command/query

SET:REBE [ON | OFF | ?]

Set Remote End Block Errors. command/query

SET:RSPR [SUM | STD | ?]

Set Result Print. command/query

**SET:SA6_LPBACK [IDLE | 2M_NPTM |
2M_LEPM | 2M_PROG | ?]**

Select the ISDN Sa6 bits loopback code. command/query

SET:SCLK [NORMAL | INV | ?]

Set Send Data Clock Polarity. command/query

SET:SUBCH [1 | 2 | 3 | 4 | ?]

Select the 16K subchannel within a 64K timeslot. command/query

SET:SYNTH [50 to 2048000 | ?]

Set the synthesizer rate. command/query

SET:TERM [CRLF | LF | CR | ?]

Set Terminator. command/query

NOTE: When entering this command, you must terminate the command with the previously-selected termination character.

SET:TEST [2M | DATA | MUX | ?]

Set Test. command/query

SET:TIME ["<HH:MM>"]

Set Time. command only

Specify the time in the format shown, using a 24-hour clock.

Example:

>**SET:TIME "23:59"** Sets the time to be one minute before midnight.

SET:TMINT ["<HH:MM>" | ?]

Set Time Interval (for TIMED Prints). command/query

SET:TMOD [2048K | VOICE | 64K | Nx64K | Mx64K | ?]

Set Test Mode (when Test is set to 2M). command/query

SET:TMSL_CPLNG [ON | OFF | ?]

Set Timeslot Coupling. command/query

SET:TSBYTE [“<8-bit string>” | ?]

Set Timeslot Byte (when pattern is TSBYTE). command/query

SET:TSIDL [“<8-bit string>” | ?]

Set Timeslot Idle. command/query

SET:TX [ON | OFF | ?]

Set Transmitter. command/query
Used to turn the 2 Mbit/s Transmitter on or off (to conserve power).

SET:TXAL:AIS [ON | OFF | ?]

Set Transmit Alarm AIS. command/query

SET:TXAL:FAS [ON | OFF | ?]

Set Transmit Alarm FAS. command/query

SET:TXAL:MFAS [ON | OFF | ?]

Set Transmit Alarm MFAS. command/query

SET:TXCLK [INT | REC | PPM-50 | PPM+100 | PPM-100 | PPM+50 | 2MREF | ?]

Set Transmit Clock. command/query

(Note: The PPM and 2MREF selections are valid only if Option 147-1 is installed.)

SET:TXCOD [AMI | HDB3 | ?]

Set Transmit Coding. command/query

SET:TXMFAS [“<4-bit string> “]

Set Transmit MFAS Word. command/query

SET:TXNFAS [“<8-bit string>”]

Set Transmit NFAS Word. command/query

SET:VF_FREQ [300 to 3000 | ?]

Set the transmitted VF frequency. command/query

- SET:VF_LEVEL [-20.0 to +3.0 | ?]**
Set the transmitted VF level. command/query

- SET:V.11 [TERM | UNTERM | ?]**
Set V.11 Termination. command/query

- SET:V.24A:BITS [5 | 6 | 7 | 8 | ?]**
Set V.24 Asynchronous Bits. command/query

- SET:V.24A:PARITY [EVEN | ODD | NONE | ?]**
Set V.24 Asynchronous Parity. command/query

- SET:V.24A:STOP [1 | 2 | ?]**
Set V.24 Asynchronous Stop Bits. command/query

6.3.5 Result Commands and Queries

- RES:%AVL_SEC?**
Results: Percentage of Available Seconds query only
Short form: **RES:%AVLS?**
Not Ready Value: -1.00

- RES:%DEG_MIN?**
Results: Percentage Degraded Minutes query only
Short form: **RES:%DEGM?**
Not Ready Value: -1.00

- RES:%EFS?**
Results: Percentage of Error-Free Seconds query only
Not Ready Value: -1.00

- RES:%SES?**
Results: Percentage of Severely Errored query only
Seconds
Not Ready Value: -1.00

6

INTERCEPTOR 147 2 Mbit/s and Data Analyzer

Remote Control

RES:2_%EFS?

Results: Percentage of M.2100 Error-Free Seconds query only

RES:2_%AV_T?

Results: Percentage of Available Time query only

NOTE: Only valid in M2100 performance.

RES:2_%EFS?

Results: Percentage of Error-Free Seconds query only

NOTE: Only valid in M2100 performance.

RES:2_%SES?

Results: Percentage of Severely Errored Seconds query only

NOTE: Only valid in M2100 performance.

RES:2_AV_T?

Results: Available Time (in seconds) query only

NOTE: Only valid in M2100 performance.

RES:2_EFS?

Results: Error-Free Seconds query only

NOTE: Only valid in M2100 performance.

RES:2_ES?

Results: Errored Seconds query only

NOTE: Only valid in M2100 performance.

RES:2_SES?

Results: Severely Errored Seconds query only

NOTE: Only valid in M2100 performance.

RES:2_UNA_T?

Results: Unavailable Time (in seconds) query only

NOTE: Only valid in M2100 performance.

RES:2M_FREQ?

Results: 2 Mbit/s Signal Frequency query only

Short form: **RES:2MFREQ?**

Not Ready Value: -1

RES:2M_FREQ_PPM?

Results: 2 Mbit/s Frequency Delta ppm. query only

Short form: **RES:2MFRQP?**

Not Ready Value: +0

RES:2M_LEVEL_DBNOM?

Results: 2 Mbit/s Level dB nominal query only

Short form: **RES:2MLVLD?**

Not Ready Value: -99.9

RES:2M_LEVEL_VPEAK?

Results: 2 Mbit/s Level Voltage Peak query only

Short form: **RES:2MLVLV?**

Not Ready Value: -1.00

RES:ABCD? <timeslot>

Request the ABCD bits. query only

Returns the value of the four signaling bits (ABCD bits).

Not Ready Value: "NOT READY"

RES:ACTIVE_TIMESLOTS?

Results: Active Timeslots query only

Response is a string of characters indicating which timeslots are active. For more information, see “Active Timeslots.” (Also see the RES:TIMESLOT command.)

Short form: **RES:ATMSL?**

Not Ready Value: “NOT READY”

Example:

>**RES:ATMSL?** Asks which timeslots are active.
 “F..34.....12.....567..01”

Timeslot 0 contains the FAS Word; MFAS is not being used; and Timeslots 3, 4, 11, 12, 25, 26, 27, 30, and 31 are active. Note that only the last digit of the timeslot number is shown (for example, Timeslot 25 appears as a 5 and Timeslot 31 appears as a 1), and the timeslots are in listed in sequence (0 through 31).

>**RES:TMSL 25** Announces that timeslot 25 will be the timeslot to view.

>**RES:TMSL?** Requests the values for the timeslot.

“10111001” Timeslot 25 contains the indicated values.

RES:AVL_SEC?

Results: Available Seconds query only

Short form: **RES:AVLS?**

Not Ready Value: -1

RES:BER?

Results: Bit Error Rate query only

Not Ready Value: -1.0E + 0

RES:BER_SES?

Results: Bit Error Rate Minus SES bit errors query only

Short form: **RES:BSES?**

Not Ready Value: -1.0E + 0

RES:BIT_ERRS?

Results: Bit Errors query only

Short form: **RES:BTER?**

Not Ready Value: -1

RES:BIT_SLIP?

Results: Bit Slips query only

Short form: **RES:BITS?**

Not Ready Value: -1

No Reference -0

The “No Reference” value indicates that the information cannot be supplied because the required external 2 Mbit/s reference signal is not available.

RES:CBITS?

Results: C-Bits string query only

RES:CHER?

Results: Character Errors query only

Not Ready Value: -1

RES:CODE_ERRS?

Results: Code Errors query only

Short form: **RES:CDER?**

Not Ready Value: -1

RES:CODE_RATE?

Results: Code Error Rate query only

Short form: **RES:CDRT?**

Not Ready Value: -1.0E + 0

6

INTERCEPTOR 147 2 Mbit/s and Data Analyzer

Remote Control

RES:CRC_ERRS?

Results: CRC Errors query only

Short form: **RES:CRER?**

Not Ready Value: -1

RES:CRC_MF_WORD?

Results: MFAS Word query only

Short form: **RES:CMWD?**

Not Ready Value: "NOT READY"

RES:CRC_RATE?

Results: CRC Error Rate query only

Short form: **RES:CRRT?**

Not Ready Value: -1.0E + 0

RES:DATE?

Results: Date query only

Not Ready Value: "0 Jan, 0000"

RES:DEG_MIN?

Results: Degraded Minutes query only

Short form: **RES:DEGM?**

Not Ready Value: -1

RES:DISP:HOLD:[ON | OFF | ?]

Display Hold command/query

Used to turn the Display Hold on or off (or to check the status of Display Hold). This remote control command has the same effect as that of pressing DISPLAY HOLD on the front panel of the test instrument.

RES:EFS?

Results: Error Free Seconds query only

Not Ready Value: -1

RES:ELPSD_SEC?

Results: Elapsed Seconds query only

Short form: **RES:ELPS?**

Not Ready Value: -1

RES:ERR_SEC?

Results: Errored Seconds query only

Short form: **RES:ERRS?**

Not Ready Value: -1

RES:ERR_SES?

Results: Bit Errors Minus SES query only

Short form: **RES:ESES?**

Not Ready Value: -1

RES:FAS_ERRS?

Results: FAS Errors query only

Short form: **RES:FSER?**

Not Ready Value: -1

RES:FAS_RATE?

Results: FAS Error Rate query only

Short form: **RES:FSRT?**

Not Ready Value: -1.0E + 0

RES:FAS_WORD?

Results: FAS Word query only

Short form: **RES:FSWD?**

Not Ready Value: "NOT READY"

RES:FRAME_SLIP?

Results: Frame Slip query only

Short form: **RES:FSLP?**

Not Ready Value: +0

No Reference -0

The "No Reference" value indicates that the information cannot be supplied because the required external 2 Mbit/s reference signal is not available.

RES:FREQ? <timeslot>

Results: Frequency query only

Not Ready Value: -1

RES:HELD:<result>?

Results: Held Result query only

Returns the specified result using the information from the snapshot in the remote control buffer.

Example:

>**RES:HOLD** Saves all current results.

>**RES:HELD:BER?** Requests the saved BER result.

1.5 E+4 The BER result was 1.5 x 10⁴.

RES:HIST:RESET

History Reset command only

RES:HOLD

Results: Hold command only

Stores a snapshot of all results in the remote control buffer. For more information and a complete example, see the RES:HELD? query.

RES:LEVEL_DBM? <timeslot>

Results: Level (in dBm) query only

Short form: **RES:LVL0? <timeslot>**

Not Ready Value: -99.9

RES:MFAS_ERRS?

Results: MFAS Errors query only

Short form: **RES:MFER?**

Not Ready Value: -1

RES:MFAS_RATE?

Results: MFAS Error Rate query only

Short form: **RES:MFRT?**

Not Ready Value: -1.0E + 0

RES:MFAS_WORD?

Results: MFAS Word query only

Short form: **RES:MFWD?**

Not Ready Value: "NOT READY"

RES:NFAS_WORD?

Results: NFAS Word query only

Used to obtain the Not FAS Word result. For more information, see NFAS Word in the SIGNAL, CODE & FAS category.

Short form: **RES:NFWD?**

Not Ready Value: "NOT READY"

RES:PATT_LOSS?

Results: Pattern Loss query only

Short form: **RES:PATL?**

Not Ready Value: -1

RES:PATT_SLIP?

Results: Pattern Slip query only

Short form: **RES:PATS?**

Not Ready Value: -1

RES:PEAK? <timeslot>

Results: PCM code peak query only

Not Ready Value: -999

RES:RCV_PAT?

Results: Receive Pattern query only

Short form: **RES:RCVP?**

Not Ready Value: NOT READY

RES:RESTART

Results: Restart command only

RES:RTD?

Results: Round Trip Delay query only

RES:RX_BYTE? <timeslot>

Results: Receive Byte query only

Short form: **RES:RXBT? <timeslot>**

Not Ready Value: "NOT READY"

RES:SA6BITS?

Results: Sa6 Bits string query only

RES:SES?

Results: Severely Errored Seconds query only

Not Ready Value: -1

RES:SLD?

Results: Signal Lead Delay query only

RES:TEST_SEC?

Results: Test Seconds query only

Short form: **RES:TSTS?**

Not Ready Value: -1

RES:TIME?

Results: Time query only

Used to obtain the current time setting (giving the hour, minute, and second in HH:MM:SS format).

Not Ready Value: "00:00:00"

RES:TIMESLOT [<timeslot | ?]

Results: Timeslot command and query

For information and a complete example, see the RES:ACTIVE_TIMESLOTS command.

Short form: **RES:TMSL [<timeslot> | ?]****RES:UNAVL_SEC?**

Results: Unavailable Seconds query only

Short form: **RES:UVLS?**

Not Ready Value: -1

6.3.6 Miscellaneous Commands and Queries

LOCAL

Local Control command only

Sets the INTERCEPTOR 147 to local control mode. (Enables all controls on the INTERCEPTOR 147.)

LOCK[?]

Lock command/query

Completely disables the controls on the front panel of the test instrument — including PANEL LOCK. Therefore, the only way to unlock the front panel after sending this command is to send the UNLOCK command. This command is useful to prevent changes being made on the front panel while in remote control mode.

In the response to the query, a 0 indicates that the panel is not locked, and a 1 indicates that the panel is locked.

MISC:DISP:HOLD [ON | OFF | ?]

Miscellaneous: Display Hold command/query

MISC:ERRIN:RATE [ON | OFF | ?]

Miscellaneous: Error Insert Rate command/query

MISC:ERRIN:SNGL

Miscellaneous: Error Insert Single command only

MISC:HIST:RESET

Miscellaneous: History Reset command only

MISC:PRT:CLEAR[?]

Miscellaneous: Print Clear command/query

MISC:PRT:CTRL[?]

Miscellaneous: Print Controls command/query

MISC:PRT:RSLT[?]

Miscellaneous: Print Results command/query

MISC:RC_MODE [TERM | COMP | ?]

Miscellaneous: Remote Control Mode command/query

MISC:RCV [M120| T120|B120| M75| T75|B75|?]

Miscellaneous: Receiver Input Mode command/query

MISC:SLFLP [ON | OFF | ?]

Miscellaneous: Self Loop command/query

MISC:VOL [<number> | ?]

Miscellaneous: Volume command only

Used to set (or check) the volume level of the speaker. To set the volume level, specify a number from 0 (to silence the speaker) to 9 (the loudest).

REMOTE

Remote Control command only

Sets the test instrument to remote control. In remote control, all controls on the front panel of the test instrument are disabled except PANEL LOCK.

UNLOCK

Unlock command only

Enables the PANEL LOCK control. (See the LOCK command.)

6.4 ERROR MESSAGES

If a remote control command or query is typed incorrectly, the INTERCEPTOR 147 responds with an error message. The error messages that the INTERCEPTOR 147 can send are listed below alphabetically with a description of the error message. When you receive one of these messages, check the last command you entered and be sure to enter it correctly.

2M Reference Input Option Not Installed.

This error message is caused by requesting the bit slips results when Option 147-1 is not installed. You may receive this message in response when you send the following query: res:bits?

Argument out of Range.

This error message is caused by sending a value that is invalid for the associated register. You may receive this message in response when you send the following commands: *ese, *sre, status:line_en, status:alrm_en, status:test_en.

Bitstring Too Long.

This error message is caused by sending a bit string with too many bits (for example, sending 9 bits instead of sending 8 bits). You may receive this message in response when you send one of the SET: commands.

Bitstring Too Short.

This error message is caused by sending a bit string with too few bits (for example, sending 3 bits instead of sending 8 bits). You may receive this message in response when you send one of the SET: commands.

Cannot Set Length - Auto Mode Enabled.

This error message is caused by sending a length value when length is set to AUTO. You may receive this message in response when you send the following command: set:hstl.

Incorrectly Formed Histogram Length.

This error message is caused by sending a histogram length that is not in the “DD/HH:MM” format. You may receive this message in response when you send the following command: set:hstl.

Incorrectly Formed Histogram Start Time.

This error message is caused by sending a Histogram Start Time that is not in the “DD/HH:MM” format. You may receive this message in response when you send the following commands: set:hsts.

Invalid Bit String.

This error message is caused by sending a bit string that contains characters other than binary (for example, sending 12345678 instead of 10110110). You may receive this message in response when you send one of the SET: commands.

Invalid Clock Command, Valid in DCE mode only.

This error message is caused by attempting to set the receive clock in DTE mode. You may receive this message in response when you send the following command: set:rclk.

Invalid Command, 2048k Test Enabled.

This error message is caused by sending a command that is invalid when Test is set to 2M. You may receive this message in response when you send any command that is valid only when Test is set to DATA or MUX.

Invalid Command, Must be in MUX test.

This error message is caused by sending a command that is invalid when Test is set to 2M or DATA, such as set:txrx. You may receive this message in response when you send any command that is valid only when Test is set to MUX.

Invalid Data Rate.

This error message is caused by sending an invalid data interface type when Test is set to DATA. You may receive this message in response when you send the following command: set:rate.

Invalid Date String.

This error message is caused by sending a date parameter that is not in the proper format. You may receive this message in response when you send the following command: set:date.

Invalid HH:MM Time String.

This error message is caused by sending a time that is not between 00:00 and 23:59 (inclusive). You may receive this message in response when you send the following commands: set:time and set:tmint.

Invalid Value.

This error message is caused by sending a value that is invalid for the associated register. You may receive this message in response when you send one of the SET: commands.

Length Must Be > 0.

This error message is caused by requesting a Histogram Print when the length value is 0. You may receive this message in response when you send the following command: misc:prt:hist?

No Memory For Print Request.

This error message is caused by requesting a Histogram Print when there is no space available in the Print Buffer. You may receive this message in response when you send the following query: misc:prt:hist?

No Such Event During Specified Time.

This error message is caused by requesting a Histogram Print when the selected histogram result has not occurred within the specified time. You may receive this message in response when you send the following query: misc:prt:hist?

Print Buffer Is Empty.

This error message is caused by requesting a Histogram Print when no Prints are pending. You may receive this message in response when you send the following query: status:print?

Program Number Out of Range.

This error message is caused by sending a program number that is not between 0 and 9. You may receive this message in response when you send the following commands: set:pgst, *rcl, and set:pgrc.

Request Invalid In This Setup.

This error message is caused by sending a configuration command that is invalid for the current setup. You may receive this message in response when you send one of the SET: commands.

Result Not Available.

This error message is caused by requesting a result value before it is available. You may receive this message in response when you send one of the RES: commands.

Save Number Out of Range.

This error message is caused by sending a save number that is not between 0 and 9. You may receive this message in response when you send the following command: *sav.

Start Time Must Be <= Elapsed Time.

This error message is caused by requesting a Histogram Print when the start time is greater than the elapsed time. You may receive this message in response when you send the following query: misc:prt:hist?

Start Time Must Be <= Stored Time.

This error message is caused by requesting a Histogram Print when the start time is greater than the stored time. You may receive this message in response when you send the following query: misc:prt:hist?

Timeslot out of range.

This error message is caused by sending a timeslot value that is not within the range for the selected configuration. You may receive this message in response when you send the following queries: res:rxbt?, res:abcd?, res:freq?, res:peak?, and res:lvl0? This error message may also be sent in response to the following commands: set:64k:rx, set:64k:tx, set:nx64k:rx, and set:nx64k:tx.

Unrecognized 2M Reference.

This error message is caused by sending an invalid 2M reference parameter. You may receive this message in response when you send the following command: set:2mref.

Unrecognized Alarm State.

This error message is caused by sending an invalid alarm state parameter. You may receive this message in response when you send the following command: set:txal.

Unrecognized Auto Print.

This error message is caused by sending an invalid auto print parameter. You may receive this message in response when you send the following command: `set:aupr`.

Unrecognized Channel Rate.

This error message is caused by sending an invalid channel rate parameter. You may receive this message in response when you send the following command: `set:chrt`.

Unrecognized Data Interface.

This error message is caused by sending an invalid data interface type parameter when Test is set to DATA. You may receive this message in response when you send the following command: `set:intf`.

Unrecognized Display Hold State.

This error message is caused by sending an invalid display hold state parameter. You may receive this message in response when you send the following command: `misc:disp:hold`.

Unrecognized Error Insert State.

This error message is caused by sending an invalid error state parameter. You may receive this message in response when you send the following command: `misc:errin:rate`.

Unrecognized Error Type.

This error message is caused by sending an invalid error type parameter. You may receive this message in response when you send the following command: `set:errt`.

Unrecognized Event Print State.

This error message is caused by sending an invalid event print state parameter. You may receive this message in response when you send the following command: `set:evpr`.

Unrecognized Framing State.

This error message is caused by sending an invalid framing state parameter. You may receive this message in response when you send the following command: `set:frmg`.

Unrecognized Histogram Buffer Action.

This error message is caused by sending an invalid histogram buffer action parameter. You may receive this message in response when you send the following command: `set:hstb`.

Unrecognized Histogram Results.

This error message is caused by sending an invalid histogram result parameter. You may receive this message in response when you send the following command: `set:hstr`.

Unrecognized Histogram Type.

This error message is caused by sending an invalid histogram type parameter. You may receive this message in response when you send the following command: `set:hstt`.

Unrecognized Pass Through Mode.

This error message is caused by sending an invalid pass-through mode parameter. You may receive this message in response when you send the following command: `set:pthru`.

Unrecognized Pattern.

This error message is caused by sending an invalid pattern parameter. You may receive this message in response when you send the following command: `set:patt`.

Unrecognized Port Configuration.

This error message is caused by sending an invalid port configuration parameter. You may receive this message in response when you send the following command: `set:port`.

Unrecognized Receive Mode.

This error message is caused by sending an invalid receive mode parameter. You may receive this message in response when you send the following command: `misc:rcv`.

Unrecognized Remote Control Mode.

This error message is caused by sending an invalid remote control mode parameter. You may receive this message in response when you send the following command: `misc:rcmode`.

Unrecognized Result Print.

This error message is caused by sending an invalid result print parameter. You may receive this message in response when you send the following command: `set:rspr`.

Unrecognized Self Loop State.

This error message is caused by sending an invalid self loop state parameter. You may receive this message in response when you send the following command: `misc:slflp`.

Unrecognized Terminal Type.

This error message is caused by sending an invalid terminal type parameter. You may receive this message in response when you send the following command: `set:term`.

Unrecognized Test Mode.

This error message is caused by sending an invalid test mode parameter. You may receive this message in response when you send the following command: `set:tmod`.

Unrecognized Test Type.

This error message is caused by sending an invalid test type parameter. You may receive this message in response when you send the following command: `set:test`.

Unrecognized Timeslot Coupling State.

This error message is caused by sending an invalid timeslot coupling state parameter. You may receive this message in response when you send the following command: `set:tmsl_cplng`.

Unrecognized Transmitter State.

This error message is caused by sending an invalid transmitter state parameter. You may receive this message in response when you send the following command: `set:tx`.

Unrecognized Tx Clock.

This error message is caused by sending an invalid transmit clock parameter. You may receive this message in response when you send the following command: `set:txclk`.

Unrecognized Tx Coding.

This error message is caused by sending an invalid transmit coding parameter. You may receive this message in response when you send the following command: `set:txcod`.

Volume out of range.

This error message is caused by sending an invalid volume range parameter. You may receive this message in response when you send the following command: `misc:vol`.

APPLICATIONS

7.1 OVERVIEW

You can use the INTERCEPTOR 147 in a variety of testing applications for 2 Mbit/s and data rate signals. For a description of the various testing scenarios, how to set up for each testing situation, and how to interpret the test results, see the appropriate subsection that describes the appropriate 2 Mbit/s, Data, or Mux test.

7.2 IN-SERVICE MONITORING A 2048 KBIT/S CIRCUIT

The INTERCEPTOR 147 is an excellent tool for in-service (non-intrusive) testing of 2048 kbit/s links. The primary advantage of in-service testing is that the link under test does not have to be removed from service. This means that no unnecessary down time is incurred. In addition, data- or time-specific problems can be hard to isolate using out-of-service methods.

For an illustration of how to configure the INTERCEPTOR 147 to measure the overall performance of an in-service 2048 kbit/s link, see Figure 7-1. (The monitor point is shown between the Network Terminating Equipment and a Pulse Code Modulation Multiplexer.)




Figure 7-1
In-Service Monitoring of a 2.048 Mbit/s Circuit

Test Setup

- 1. Perform the Basic Setup Procedure**
Verify the PANEL LOCK and SELF LOOP LEDs are off.
- 2. TEST MODE category**
Since you will be performing full-bandwidth tests, set Test to 2M and set Test Mode to 2048K. (For VOICE monitoring, see Section 7.4.)
- 3. CONFIGURATION category**
To maximize battery life, set Transmitter to OFF. Set Framing to the format used on the 2048 kbit/s link that you are testing (or set Framing to AUTO).
- 4. AUXILIARY category**
If you are using a printer, set all printer-related setup items as desired. (For more information, see Section 5.)
Check the Time and Date items to verify they are set for the current time and date.
- 5. RECEIVER control**
Press the RECEIVER control to select MON (for connection at a resistor-isolated monitor jack) or BRIDGE (for connection at a resistor-isolated monitor point), and to select 120 Ω or 75 Ω , as appropriate. (If the Receiver is set incorrectly, the test instrument can still appear to work correctly, but it is highly sensitive to data pattern, signal shape, noise, and other factors.)
- 6. RECEIVER connector**
Using the selected RECEIVER connector, connect the test instrument to the monitor point of the circuit being tested.

Test Results

1. Check the error results

To analyze the performance of a 2048 kbit/s link (while it is in-service), you can check the circuit CRC-4 error results, frame (FAS and MFAS) error results, REBEs (Remote End Block Errors), or code error results. When available, CRC-4 error results provide a good indication of overall link performance. However, note that Digital Cross-connect Systems and Automatic Cross-connect Equipment (DCS/ACE) generally are considered terminals (source/sink devices) for 2048 kbit/s links. Thus, CRC-4 errors received on one 2048 kbit/s link are not passed through to other 2048 kbit/s links terminating on the same DCS/ACE.

2. Check the STATUS & ALARMS LEDs


Verify proper detection of signal, framing, pattern, and absence of alarms.

3. Check for timing problems

To check for timing problems, perform a bit slip/frame slip test (See Section 7.8).

7.3 OUT-OF-SERVICE TESTING A 2048 KBIT/S CIRCUIT

Out-of-service testing is performed by sending a test pattern over a new circuit at installation time or an existing circuit that has been taken out of service. Circuit down-time is the major disadvantage of out-of-service techniques. However, circuit down-time is not a problem when commissioning a new 2048 kbit/s circuit. In addition, out-of-service testing is sometimes used to find marginal components on existing links that cannot easily be identified using in-service techniques. Overall, out-of-service testing provides a more reliable and thorough analysis of circuit quality.



*NOTE: A second INTERCEPTOR 147 may be used in place of the loopback to perform an end-to-end test.

Figure 7-2
Out-of-Service Testing of a 2048 kbit/s Circuit

Test Setup

1. **Perform the Basic Setup Procedure**
Verify the PANEL LOCK and SELF LOOP LEDs are off.
2. **Set Test to 2M and Test Mode to 2048K**
3. **Set CONFIGURATION category items**
Set Transmitter to ON.
Set Framing to the format used by the circuit under test or set Framing to AUTO.

Set Loopcodes to OFF (not performing loopback testing) or to the appropriate terminating equipment for the circuit under test (CBITS or SA6BITS).

Set Tx Clock to INTERNAL (or INT 2048K if Option 147-1 is installed).

Generally, set Pattern to a pseudorandom pattern, such as $2^{15}-1$ or $2^{23}-1$. (These patterns are good choices because they simulate live traffic.)

4. **Set ALARM/SIGNAL category items**
Set each type of Tx Alarm to OFF (no alarms will be generated).

5. Check AUXILIARY category items

If you are using a printer, set all printer-related setup items as desired. (For more information, see Section 5). Check the Time and Date items to verify they are set for the current time and date.

6. Set RECEIVER control to TERM

Select TERM because you will be conducting an out-of-service test, and to select 120 Ω or 75 Ω , as appropriate.

7. Connect to the RECEIVER connector

Using the selected RECEIVER connector, connect the test instrument to the receive direction of the circuit that is being tested.

8. Connect to the TRANSMITTER connector

Using the appropriate TRANSMITTER connector, connect the test instrument to the transmit direction of the circuit that is being tested.

Test Results**1. Check the STATUS & ALARMS LEDs**

Verify proper detection of signal, framing, pattern, and absence of alarms.

2. Check the SUMMARY Results category for evidence of error conditions**3. Check G.821 performance results**

In the PERFORMANCE Results category, the G.821 performance results provide an excellent means of verifying overall quality of the link under test.

4. Print histograms and results information (if desired)

7.4 ANALOG/DIGITAL TESTING OF A VOICE CHANNEL

You can use the INTERCEPTOR 147 on the digital (line) side of a PCM multiplexer (mux). First use a Voice Frequency (VF) test set to insert a test tone into the analog input of a voice channel card in the mux (as shown in Figure 7-3). Then use the INTERCEPTOR 147 to measure the level and frequency of that test tone as it is received. You can also use the INTERCEPTOR 147's speaker to monitor the voice channel (with or without a test tone present) to identify severe noise problems.

When a noise or level problem is reported on a voice circuit, you can use the INTERCEPTOR 147 to help isolate the problem to a particular channel card in a PCM mux or to the 2048 kbit/s circuit itself.




Figure 7-3
A/D Testing of a Voice Channel

Test Setup

1. **Perform the Basic Setup Procedure**
Verify the PANEL LOCK and SELF LOOP LEDs are off.
2. **Set Test to 2M and Test Mode to VOICE**
With this setting, the speaker is enabled.

- 3. Set the CONFIGURATION category items**
Set Transmitter to OFF (this is a receive-only test).
Set Framing to the format used by the link under test or set Framing to AUTO.
- 4. Select the timeslot to be tested**
- 5. Check the AUXILIARY category items**
If you are using a printer, set all printer-related setup items as desired (refer to Section 5). Check the Time and Date items to verify they are set for the current time and date.
- 6. Set RECEIVER control to MON or BRIDGE**
Press the RECEIVER control to select MON or BRIDGE mode as appropriate and to select 120 Ω or 75 Ω , as appropriate.
- 7. Connect to the RECEIVER connector**
Using the selected RECEIVER connector, connect the test instrument to the monitor point of the circuit that is being tested.

Test Results

- 1. Check the STATUS & ALARMS LEDs**
Verify proper detection of signal, framing, pattern, and absence of alarms.
- 2. Monitor the timeslot over the speaker**
(To specify the voice channel to be monitored, select a receive timeslot in the RxTS item in the TIMESLOTS Setup category or in the Timeslot item in the CHAN. & SIGNALING Results category.)
- 3. Verify received frequency and signal level**
In the SIGNAL, CODE & FAS Results category, verify proper received frequency and signal level.

INTERCEPTOR 147 2 Mbit/s and Data Analyzer

4. Check Active Timeslots for live traffic

In the CHAN. & SIGNALING Results category, check the Active Timeslots result to verify or identify the channels that contain live traffic. Also, for the selected timeslot(s), check the Rx Byte, ABCD, Freq (Hz), Peak, and Level (dBm) results.

7.5 TROUBLESHOOTING AN NX56 OR NX64 KBIT/S CIRCUIT

You can use the INTERCEPTOR 147 to isolate a fault on an Nx64 kbit/s (or Nx56 kbit/s) circuit. Simply take the suspected adjacent timeslots out of service, transmit an appropriate test pattern over the selected timeslots, and check the error results at various points along the circuit. As shown in Figure 7-4, the test pattern can be generated on the data (customer) side of an NTE by another INTERCEPTOR 147. Note that while the data circuit under test must be taken out of service in this procedure, all other circuits on the 2048 kbit/s link remain in-service.

Test Setup

Use the following steps to set up the INTERCEPTOR 147 that is used for monitoring at the exchange.

1. **Perform the Basic Setup Procedure**
Verify the PANEL LOCK and SELF LOOP LEDs are off.
2. **Set Test to 2M and set TEST MODE category items**
Set Test Mode to Nx64K.
Set Channel to NORMAL or RESTRICTED, depending on the type of circuit under test (Nx64 or Nx56 kbit/s, respectively).
3. **Set the CONFIGURATION category items**
To maximize battery life, set Transmitter to OFF.
Set Pattern and Framing to AUTO (or to the specific test pattern and framing being generated by the data analyzer).




Figure 7-4
Troubleshooting an Nx56 or Nx64 Kbit/s Circuit

4. **Select the timeslots to be tested**
5. **Check AUXILIARY category items**
If you are using a printer, set all printer-related setup items as desired. (For more information, see Section 5). Check the Time and Date items to verify they are set for the current time and date.
6. **Set RECEIVER control to MON**
Press the RECEIVER control to select MON mode and to select 120 Ω or 75 Ω , as appropriate.

Test Results

1. **Check the STATUS & ALARMS LEDs**
Verify proper detection of signal, framing, pattern, and absence of alarms.
2. **Monitor the timeslot over the speaker**
To specify the voice channel to be monitored, select a receive timeslot in the RxTS item in the TIMESLOTS Setup category or in the Timeslot item in the CHAN. & SIGNALING Results category. To adjust the volume of the speaker, use the Volume Up and Down controls.
3. **Verify received frequency and signal level**
In the SIGNAL, CODE & FAS Results category, verify proper received frequency and signal level.
4. **Check Active Timeslots for live traffic**
In the CHAN. & SIGNALING Results category, check the Active Timeslots result to verify or identify the channels that contain live traffic. Also, for the selected timeslot(s), check the Rx Byte, ABCD, Freq (Hz), Peak, and Level (dBm) results.
5. **Verify the correct routing of timeslots**
Locate the channel containing the test pattern at each point you are monitoring.

7.6 COMMISSIONING A CUSTOMER'S NX64K SERVICE

The INTERCEPTOR 147 can be used to commission a new Nx64K service from the customer's premises, even before the 2048 kbit/s NTE is installed. Pre-service testing is performed using the basic out-of-service technique in which a test pattern is transmitted on the circuit under test and bit error counts or performance analysis results are used to gauge overall circuit performance. For a diagram of a typical test setup, see Figure 7-5.




Figure 7-5
Troubleshooting a Customer's Nx64K Service

Test Setup

- 1. Perform the Basic Setup Procedure**
 Verify the PANEL LOCK and SELF LOOP LEDs are off.
- 2. Set Test to 2M and set TEST MODE category items**
 Set Test Mode to Nx64 or Mx64, as appropriate. Set Channel to NORMAL or RESTRICTED, depending on the type of circuit under test (Nx64 or Nx56 kbit/s, respectively).

3. Set the CONFIGURATION category items

Set Transmitter to ON.

Set Framing to the format used by the circuit under test when in service (or set Framing to AUTO).

Set Loopcodes to OFF (not performing loopback BERT testing) or to the appropriate terminating equipment for the circuit under test (CBITS or SA6BITS).

Set Tx Clock to INTERNAL (or INT 2048K if Option 147-1 is installed).

Generally, set Pattern to a pseudorandom pattern, such as 2¹⁵-1 or 2²³-1. (These patterns are good choices because they simulate live traffic.)

4. Select the timeslots to be tested

If the timeslots used in the transmit and receive direction are not the same, then set Coupling to Tx≠Rx.

5. Set ALARM/SIGNAL category items

Set each type of Tx Alarm to OFF (so that no alarms are generated).

6. Check AUXILIARY category items

If you are using a printer, set all printer-related setup items as desired. (For more information, see Section 5). Check the Time and Date items to verify they are set for the current time and date.

7. Set RECEIVER control to TERM

This is an out-of-service test that requires cable equalization, and to select 120Ω or 75Ω, as appropriate.

8. Connect to the RECEIVER connector

Using the selected RECEIVER connector, connect the test instrument to the receive direction of the circuit that is being tested.

INTERCEPTOR 147 2 Mbit/s and Data Analyzer

9. TRANSMITTER connector

Using the appropriate TRANSMITTER connector, connect the test instrument to the transmit direction of the circuit that is being tested.

Test Results

1. Check the STATUS & ALARMS LEDs

Verify proper detection of signal, framing, pattern, and absence of alarms.

2. Check the SUMMARY Results for any errors or events

3. Check the G.821 or bit error results

At the end of the circuit commissioning test period, record the bit error results or the G.821 performance analysis results as desired. Check the results to determine if they meet acceptable limits so that the circuit can be qualified.

4. If desired, print histograms and results information

7.7 MONITORING 2048 KBIT/S CIRCUITS FROM DS3 ACCESS POINTS

You can use the INTERCEPTOR 147 in conjunction with a TTC T-BERD 305, or a T-BERD 310 DS3 Analyzer equipped with 2048 kbit/s drop capability, to monitor a 2048 kbit/s circuit from a DS3 (45 Mbit/s) signal access point. For example, when you are troubleshooting a 2048 kbit/s North America-to-Europe gateway circuit on the North American side, the INTERCEPTOR 147 (located at the DS3 monitor point) works with a second 2048 kbit/s test set (located at a 2048 kbit/s circuit input) to perform an out-of-service test. However, the INTERCEPTOR 147

can also be used to perform in-service tests on 2048 kbit/s circuits from DS3 monitor points. For a diagram of a typical test setup, see Figure 7-6.




Figure 7-6
Monitoring a 2 Mbit/s Circuit From a DS3 Access Point

NOTE: Use the instructions below to set up the receiving INTERCEPTOR 147 located at the DS3 monitor point. It is assumed that the transmitting 2048 kbit/s test set has been configured to generate a suitable test pattern, such as $2^{15}-1$ or $2^{23}-1$ and has been configured to use the framing mode normally used on the 2048 kbit/s circuit under test. It is also assumed that the T-BERD 305 or T-BERD 310 has been properly configured to drop the 2048 kbit/s circuit under test.

Test Setup

1. **Perform the Basic Setup Procedure**
Verify the PANEL LOCK and SELF LOOP LEDs are off.
2. **Set Test to 2M and Test Mode to 2048K**

INTERCEPTOR 147 2 Mbit/s and Data Analyzer

3. Set the **CONFIGURATION** category items

Set Transmitter to OFF to conserve battery life.
Set Framing and Pattern to the framing and pattern used by the transmitting test set.

4. Check **AUXILIARY** category items

If you are using a printer, set all printer-related setup items as desired. (For more information, see Section 5). Check the Time and Date items to verify they are set for the current time and date.

5. Set **RECEIVER control to TERM**

TERM mode provides proper termination of the T-BERD 305/310 2048 kbit/s output, and it enables selection of 120 Ω or 75 Ω as appropriate for compatibility with the 2048 kbit/s output from the T-BERD 305/310.

Test Results

1. Check the error results

To analyze the performance of a 2048 kbit/s link (while it is in-service), you can check the circuit's CRC-4 error results, frame (FAS and MFAS) error results, or code error results. When available, CRC-4 error results provide a good indication of overall link performance. However, note that Digital Cross-connect Systems and Automatic Cross-connect Equipment (DCS/ACE) generally are considered terminals (source/sink devices) for 2048 kbit/s links. Thus, CRC-4 errors received on one 2048 kbit/s link are not passed through to other 2048 kbit/s links terminating on the same DCS/ACE.

2. Check the **STATUS & ALARMS LEDs**

Verify proper detection of signal, framing, pattern, and absence of alarms.

3. Check for timing problems

To check for timing problems, perform a bit slip/frame slip test (See Section 7.8).

7.8 PERFORMING A BIT SLIP/FRAME SLIP TEST

You can use an INTERCEPTOR 147 that includes Option 147-1 to perform a bit slip or frame slip test when, for example, you are troubleshooting a 2048 kbit/s link to the customer premises (as shown in Figure 7-7). The INTERCEPTOR 147 performs a timing analysis to compare the 2M clock recovered from the circuit with the 2M reference from the network equipment to measure any drift in the recovered clock from the reference clock. An in-service test can be performed using the MON or BRIDGE input.




Figure 7-7
Performing a Bit Slip or Frame Slip Test

Test Setup

1. **Perform the Basic Setup Procedure**
Verify the PANEL LOCK and SELF LOOP LEDs are off.
2. **Set Test to 2M and Test Mode to 2048K**

3. Set the CONFIGURATION category items

Set Transmitter to ON.

Set Framing to the format used by the 2048 kbit/s link under test (or set Framing to AUTO).

Set Tx Clock to 2M REF.

4. Check AUXILIARY category items

If you are using a printer, set all printer-related setup items as desired. (For more information, see Section 5). Check the Time and Date items to verify they are set for the current time and date.

5. Set RECEIVER control to MON

Press the RECEIVER control to select MON (when working from a resistor-isolated monitor jack), and to select 120 Ω or 75 Ω , as appropriate.

6. Set the CONFIGURATION category items

Set Tx Clock to 2M REF.

Set 2M Ref Input to MON, BRIDGE, or TERM (as appropriate).

7. Connect to the RECEIVER connector

Using the selected RECEIVER connector, connect the test instrument to the receive direction of the circuit that is being tested.

8. Connect to the EXT CLOCK connector

Using the EXT CLOCK 2MREF BNC connector, connect the test instrument to the circuit's 2M clock reference.

Test Results

In the SIGNAL, CODE & FAS Results category, view the Freq Δ ppm, Bit Slip, and Frame Slip results. These results indicate the relative stability of the recovered clock to the reference clock. The Freq Δ ppm result indicates the recovered clock frequency deviation (in parts per million) from 2.048 Mbit/s. The Bit Slip value indicates whether the 2M reference is above or below the recovered clock. The Bit Slip value increments when the 2M reference is higher than the recovered clock frequency. The Bit Slip value decrements when the 2M reference is lower than the recovered clock frequency.

7.9 TESTING AT A DATA INTERFACE

You can use the INTERCEPTOR 147 to test data interfaces by replacing a DCE or a DTE such as a terminal or multiplexer, and conducting a complete Bit Error test. For a diagram of a typical test setup, see Figure 7-8.




Figure 7-8
Testing Data Circuits

Test Setup

1. **Perform the Basic Setup Procedure**
Verify the PANEL LOCK and SELF LOOP LEDs are off.

2. Set Test to 2M and set TEST MODE category items

Set Test Mode to DATA.

Set Intf to the interface used on the interface under test.

3. Set the CONFIGURATION category items

In the Data Lead item, set RTS and DTR to ON. Set LL and RL to OFF. Set other items as appropriate.

Alternately, loopbacks (LL and RL) may be initiated and used to sectionalize the circuit (V.24, V.35, and V.11 interfaces only).

4. Check AUXILIARY category items

If you are using a printer, set all printer-related setup items as desired. (For more information, see Section 5). Check the Time and Date items to verify they are set for the current time and date.

5. Data Interface connector.

Using the appropriate data interface connector, connect the test instrument to the circuit that is being tested.

Test Results**1. Observe the Data Interface LEDs and 147 front-panel LEDs**

Watch the DATA INTERFACE LEDs to verify the proper DTE/DCE exchange takes place. Check the STATUS & ALARMS LEDs to verify proper detection of signal, framing, pattern, and absence of alarms.

2. Verify test configuration

An end-to-end test or loopback configuration can be verified by inserting a bit error.

3. Check the SUMMARY Results for any errors or events

4. **Check the SL Delay**
In the LOGIC & TIME Results category, check the signal lead delay (SL Delay) at the DTE/DCE interface.
5. **Verify received frequency and signal level**
In the SIGNAL, CODE & FAS Results category, check Freq and Freq Δ ppm to verify the receive frequency is at the proper rate and to check for evidence of drift. Also check Level (dBnom) and Level (Vpeak) to verify proper levels.
6. **Check the PERFORMANCE Results category**
Check the results in the PERFORMANCE Results category to determine overall circuit quality.
7. **Print histograms and results information, if desired.**

7.10 TESTING MULTIPLEXED (DATA TO 2048 KBIT/S) CIRCUITS

In a multiplex test, you can insert a test pattern on a data circuit and check that circuit after it has been multiplexed to verify the information is being framed correctly (see Figure 7-9).




Figure 7-9
Testing Multiplexed (2 Mbit/s to Data) Circuits

Test Setup

- 1. Perform the Basic Setup Procedure**
Verify the PANEL LOCK and SELF LOOP LEDs are off.
- 2. Set Test to MUX and set TEST MODE category items**
Set TX → RX to DATA → 2M.
Set Intf to the interface used on the data circuit.
Set 2M to the bandwidth used on the 2 Mbit/s timeslot.
- 3. Set the CONFIGURATION category items**
Set Framing to the format used on the 2048 kbit/s link under test (or set Framing to AUTO.)
Set the Data Leads and Pattern, as appropriate.
Set other applicable items as appropriate.
- 4. Set the TIMESLOTS category items**
Select the timeslot onto which you expect the data to be multiplexed on the 2 Mbit/s side.
- 5. Check AUXILIARY category items**
If you are using a printer, set all printer-related setup items as desired. (For more information, see Section 5). Check the Time and Date items to verify they are set for the current time and date.
- 6. Set RECEIVER control to appropriate setting**
Press the RECEIVER control to select MON, TERM, or BRIDGE, and 120Ω or 75Ω, as appropriate.
- 7. Connect to the RECEIVER connector**
Using the 120Ω or 75Ω RECEIVER connector, connect the test instrument to the 2 Mbit/s transmit side of the component/DCE under test.
- 8. Connect the 147 to the circuit**
Using the appropriate data interface connector, connect the test instrument to the component/DCE under test.

Test Results

- 1. Observe the Data Interface LEDs and 147 front-panel LEDs**

Watch the DATA INTERFACE LEDs to verify the proper DTE/DCE exchange takes place. Check the STATUS & ALARMS LEDs to verify proper detection of signal, framing, pattern, and absence of alarms.
- 2. Verify test configuration**

To check circuit continuity, transmit a bit error and verify it is received (by checking the Bit Errs item in the LOGIC & TIME Results category).
- 3. Check the SUMMARY Results for any errors or events**
- 4. Check the SL Delay**

In the LOGIC & TIME Results category, check the signal lead delay (SL Delay) at the DTE/DCE interface.
- 5. Verify received frequency and Δ ppm**

In the SIGNAL, CODE & FAS Results category, check Freq and Freq Δ ppm to verify the receive frequency is at the proper rate and to check for evidence of drift. Also check Level (dBnom) and Level (Vpeak) to verify proper levels.
- 6. Check the PERFORMANCE Results category**

In the PERFORMANCE Results category, the G.821 Performance results provide an excellent means of verifying overall quality of the link under test.
- 7. Print histograms and results information, if desired.**

7.11 TESTING DEMULTIPLEXED (2048 KBIT/S TO DATA) CIRCUITS

In a demultiplex test, you can transmit a 2 Mbit/s signal and then demultiplex it on the data side to check what has been received. For a diagram of a typical test setup, see Figure 7-10.




Figure 7-10
Testing Demultiplexed (2 Mbit/s to Data)
Circuits

Test Setup

1. **Perform the Basic Setup Procedure**
Verify the PANEL LOCK and SELF LOOP LEDs are off.
2. **Set Test to MUX and set TEST MODE category items**
Set TX → RX to 2M → DATA.
Set Intf to the interface used on the data circuit.
Set 2M to the bandwidth used on the 2 Mbit/s circuit.

3. Set the CONFIGURATION category items

Set Framing to the format used on the 2048 kbit/s link under test (or set Framing to AUTO).
Set Data Leads RTS and DTR to ON.
Set LL and RL to OFF.
Set other applicable items, as appropriate.

4. TIMESLOTS category.

Select the timeslots which are to be demultiplexed from the 2 Mbit/s circuit to the data interface under test.

5. Check AUXILIARY category items

If you are using a printer, set all printer-related setup items as desired. (For more information, see Section 5). Check the Time and Date items to verify they are set for the current time and date.

6. Connect to the TRANSMITTER connector

Using the appropriate TRANSMITTER connector, connect the test instrument to the 2 Mbit/s side of the component/DCE under test.

7. Connect to the Data Interface connector

Using the appropriate data interface connector, connect the test instrument to the data circuit that is being tested.

Test Results**1. Observe the Data Interface LEDs and 147 front-panel LEDs**

Watch the DATA INTERFACE LEDs to verify the proper DTE/DCE exchange takes place. Check the STATUS & ALARMS LEDs to verify proper detection of signal and framing.

2. Verify test configuration

To check circuit continuity, transmit a bit error and verify it is received (by checking the Bit Errs item in the LOGIC & TIME Results category).

3. **Check the SUMMARY Results for any errors or events**
4. **Check the SL Delay**
In the LOGIC & TIME Results category, check the signal lead delay (SL Delay) at the DTE/DCE interface.
5. **Verify received frequency and Δ ppm**
In the SIGNAL, CODE & FAS Results category, check Freq to verify the receive frequency is at the proper rate.
6. **Check the PERFORMANCE Results category**
In the PERFORMANCE Results category, the G.821 Performance results provide an excellent means of verifying overall quality of the link under test.
7. **Print histograms and results information, if desired.**

7.12 NOTES REGARDING ROUND-TRIP DELAY

To measure Round-Trip Delay, use the following steps.

Test Setup

1. **Set up the test instrument**
Set Framing, Interface, etc. as appropriate.
2. **Establish a loopback on the circuit**
Establish a loopback on the circuit under test.
Send a Bit Error to verify proper setup of the loopback.
3. **Set Pattern to DELAY**

4. Check the STATUS & ALARMS LEDs

Verify signal presence and appropriate frame synchronization.

NOTE: Pattern synchronization does not apply for Round-Trip Delay testing.

5. Press the RESTART control to begin each measurement

6. Check the RT Delay (Round-Trip Delay) result

Check in the LOGIC & TIME or SUMMARY Results category.

7

INTERCEPTOR 147 2 Mbit/s and Data Analyzer

Applications

SPECIFICATIONS

8.1 2 MBIT/S OPERATING MODES

This section lists the capabilities of the INTERCEPTOR 147 when operating on 2.048 Mbit/s signals.

8.1.1 Framing

The INTERCEPTOR 147 can process signals with the following CCITT G.704 framing formats:

- FAS with or without CRC-4
- MFAS with or without CRC-4
- Unframed

8.1.2 2 Mbit/s Channel Access

The INTERCEPTOR 147 can access signals at the following levels:

- 64 kbit/s and 56 kbit/s timeslots for VF or error analysis
- Contiguous (Nx) or Non-contiguous (Mx) 56 or 64 kbit/s timeslot access

8.1.3 Channel Associated Signaling Analysis

The INTERCEPTOR 147 can provide the following channel-associated signaling analysis:

- Display ABCD bits
- Print signaling changes
- Insert ABCD bits (You can set different values for each of the VOICE channels.)

8.1.4 Transmitter

The specifications for the INTERCEPTOR 147's Transmitter follow.

8.1.5 Clock Sources

The following clock sources are available with the INTERCEPTOR 147:

- Internal (2.048 MHz ± 5 ppm stability)
- Recovered
- Offset $\pm 50, 100$ ppm with 5 ppm stability (Option 147-1)
- External (Option 147-1)

8.1.6 Encoding

The INTERCEPTOR 147 can process 2 Mbit/s signals using the following types of encoding:

- HDB3
- AMI

8.1.7 Output Connectors/Levels

The INTERCEPTOR 147 includes the following connectors:

- 120 Ω balanced: 3-pin banana. $\pm 3V \pm 10\%$
- 75 Ω unbalanced: 1.6/5.6 mm or BNC
2.37V $\pm 10\%$
- Serial 8-pin DIN (PRINTER / REMOTE CONTROL port)

8.1.8 Generator

The generator can generate the following patterns and errors.

Fixed Patterns: Mark, Space, 1:1, 1:3, 1:4, Program, Byte

Pseudorandom Patterns: 2^6-1 (Q₆ + Q₅).
 2^9-1 (CCITT V.52).
 $2^{11}-1$ (CCITT O.152).
 $2^{15}-1$ (CCITT O.151).
 $2^{20}-1$ (CCITT V.57).
 $2^{23}-1$ (CCITT O.151).

Other Patterns: QRSS*, Delay.

Tone: 1020 Hz @ nominal 0 dBm.

Logic/Code Error Insertion: Single or 10^{-3} rate.

FAS Error Insertion: Single, consecutive (1, 2, or 3) or 10^{-3} rate.

8.1.9 Receiver

The Receiver has the following characteristics:

Input sensitivity

Term mode: Cable compensation = 0 dB to -22 dB.

Bridge mode: Cable compensation = +6 dB to -22 dB.

Mon mode: Resistive attenuation = -18 dB to -30 dB.

Input Impedance

Terminate mode: 120Ω balanced, or 75Ω unbalanced.

Bridge mode: >2 kΩ.

Monitor mode: 120Ω balanced, or 75Ω unbalanced.

8.1.10 Signal Analysis

The following specifications are for signal analysis.

Frequency Measurement: 56 kHz to 2.048 MHz (± 5 ppm).

VF Peak Code: -127 to +127.

VF Channel Level: -60 to +3 dBm.

2.048 Mbit/s Peak Voltage: 0V to 7V ($\pm 3\%$).

2.048 Mbit/s Level: -36 to +7.4 dBnom (± 0.3 dB).

8.1.11 Compliance with CCITT Recommendations

The INTERCEPTOR 147 also complies with the following CCITT Recommendations.

2M G.772 (for monitor)

2M G.823 (for jitter tolerance)

2M G.704 (for framing)

8.2 V.11 DATA INTERFACE

To use the V.11 interface, you must use the appropriate adapter cable.

Electrical Interfaces

CCITT Recommendations V.11 and V.10
Circuit and pin assignments ISO4902:1989(E)

Data Rates

For both terminated and unterminated synchronous interfaces, data rates from 300 bit/s to 2.048 Mbit/s are available.

Terminated Mode

Interchange circuits 140, 141, 142 are terminated.

Unterminated Mode

All signals are unterminated.

8.3 V.35 DATA INTERFACE

To use the V.35 data interface, you must use the appropriate adapter cable. The following specifications apply to the V.35 interface.

Electrical Interfaces

CCITT V.35 Recommendation 1976. The interface implemented is actually a V.35/306 interface, which includes capabilities normally associated with V.11.

Data Rates

For the synchronous V.35 mode, data rates from 300 bit/s to 2.048 Mbit/s are available.

Clock and Data Tolerances

Delay, SCT to SD: Approximately 70 ns typical
Skew, SCTE to SD: Approximately 20 ns typical

8.4 X.21 DATA INTERFACE

The following specifications apply to the X.21 interface. Interface and contact number in accordance with ISO4903 (15-pin DTE/DCE connectors).

Data Rates

For the synchronous X.21 mode, data rates from 300 bit/s to 2.048 Mbit/s are available.

Interchange Circuits

T, C, R, I, S

Electrical Interface

CCITT Recommendation V.11

8.5 V.24 DATA INTERFACE

The following specifications apply to the V.24 interface.

Electrical Interface

CCITT Recommendation V.28 (above 20 kbit/s complies with EIA RS232C).

Interchange Circuits

102, 103, 104, 105, 106, 107, 108/2, 109, 113, 128, 114, 140, 141, 142.

Timing Modes

The V.24 interface can process both asynchronous and synchronous timing modes.

Data Rates

For the V.24 asynchronous mode, data rates from 300 bit/s to 19.2 kbit/s are available. For the V.24 synchronous mode, data rates from 300 bit/s to 64 kbit/s are available.

8.6 CODIRECTIONAL 64 KBIT/S G.703 INTERFACE

To use the CCITT G.703 64kbit/s codirectional interface, you must use the appropriate adapter cable.

Electrical Interface

CCITT Recommendation G.703 64 kbit/s codirectional with exceptions.

Transmit Rate: 64 kHz \pm 5ppm

Input Signal Level: 0 dB to 3 dB of twisted pair cable attenuation

8.7 PRINTER / REMOTE CONTROL INTERFACE

The INTERCEPTOR 147's PRINTER / REMOTE CONTROL interface (on the top of the test instrument) allows you to connect a printer or a remote controller. The following specifications are used with the PRINTER / REMOTE CONTROL interface.

Format: The INTERCEPTOR 147 can print to 80-column printers and to 40-column printers that allow 80-to-40 column compression.

Baud Rate: 300, 1200, 2400, 4800, or 9600.

Word Length: 7 or 8.

Parity: Odd, even, or none.

Line Terminator:	CR, LF, CRLF.
Connector:	Serial, 8-pin DIN (See Appendix A for the pin assignments.).

8.8 GENERAL

8.8.1 Memory Specifications

In non-volatile memory, you can store:

- up to 10 complete configurations for the test instrument
- the front-panel switch settings and setup selections that were current at the time of power-off.

In the Print Buffer's non-volatile memory, you can store more than 50 Results Prints or up to 500 Event Prints.

In the histogram buffer's non-volatile memory, you can store 1000 event-seconds of information.

8.8.2 Physical Specifications

The physical characteristics for the INTERCEPTOR 147 are:

Case Dimensions: 9.1 cm (3.6 in.) High.
 11.4 cm (4.5 in.) Wide.
 21.8 cm (8.6 in.) Deep.

Weight: 1.8 kg (4.0 lbs).

Operating Temperature: 0 to 45 °C (32 to 113 °F).

Storage Temperature: -40 to 70 °C (-40 to 158 °F).

8.8.3 Power Specifications

Power Requirements: 4.2 W.

Battery

Type: Sealed lead-acid.
Rating: 6V @ 2.4 A Hr.
Operation: 3 - 6 hours (depending on
 mode).
Charging Time: 8 hours (unit not operating).



INTERCEPTOR 147 2 Mbit/s and Data Analyzer

Specifications

MAINTENANCE AND SERVICE

9.1 OVERVIEW

This section contains information on maintenance and service for the INTERCEPTOR 147, including TTC's warranty policies and repair procedures.

9.2 TROUBLESHOOTING

Use the appropriate procedures listed below, depending on whether the test instrument fails to turn on, or does not operate as expected.

9.2.1 If Your Test Instrument Fails to Turn On

If the test instrument fails to operate and no front panel indicators illuminate, the test instrument's internal battery may need charging. Connect the AC Mains power adaptor to your test instrument and then to AC Mains power. If the BATTERY CHARGING indicator does not illuminate, check the connections. If the BATTERY CHARGING indicator does illuminate, but the test instrument still fails to operate, then refer to the following sections for service information or contact your TTC distributor for applications assistance.

9.2.2 If Your Test Instrument Does Not Operate As Expected

If your test instrument cannot successfully perform the Initial Check-Out Procedure (see Section 1.7), or if it does not operate as expected, check the following items.

- When performing a self test of the test instrument, such as the Initial Check-Out Procedure, make sure that SELF LOOP is on.
- In general, follow the Basic Setup Procedure. It is important to use this top-down approach because some items in later categories do not appear unless related items in earlier categories have been selected first.
- If your test instrument appears to be reporting false errors, verify that the RECEIVER mode is set up properly.
- If your test instrument cannot achieve framing or pattern synchronization, try setting either Framing or Pattern or both (in the CONFIGURATION category) to AUTO.

9.3 SERVICE

The information in the following subsections explains TTC's warranty policy, and in-warranty and out-of-warranty service policies.

9.3.1 Warranty Policy

All equipment manufactured by Telecommunications Techniques Corporation (TTC) is warranted against defects in material and workmanship. This warranty applies only to the original purchaser and is non-transferrable unless express written authorization of the warranty transfer is granted by TTC.

The INTERCEPTOR 147 will be repaired or replaced (at our option) at no charge for a period of three (3) years after shipment to the customer. Cables, printers, accessories, breakout boxes and all equipment other than the above mainframe will be repaired or replaced (at our option) at no charge for a period of one (1) year after shipment to the customer.

Liability under this warranty extends only to the replacement value of the equipment. This warranty is void under the following conditions:

- Equipment has been altered or repaired without specific authorization by TTC.
- Equipment is installed or operated other than in accordance with instructions contained in TTC literature and operating manuals.

No other warranty is expressed or implied. TTC is not liable for any direct, indirect, incidental or consequential damages.

9.3.2 In-Warranty Service

Equipment in warranty must be returned to the factory or authorized service center with shipping prepaid. The equipment should be packed and shipped in accordance with Instructions in Section 1.4 of this manual. Before returning any equipment, the customer must obtain a Return Authorization (RA) number by contacting the nearest TTC Repair Center. The RA number should appear on all paperwork and be clearly marked on the outside of the shipping container.

After TTC repairs the equipment, it will be tested to applicable specifications and returned to the customer with shipping prepaid. A brief description of the work performed and the materials used will be provided on the Equipment Repair Report furnished with the returned equipment.

9.3.3 Out-of-Warranty Service

The procedure for repairing out-of-warranty equipment is the same as that used for equipment still in warranty. However, there is a minimum charge applied to each request for out-of-warranty service. The minimum charge guarantees the customer an estimate of the repair costs and is used as credit against actual materials and labor costs should the equipment be repaired. Contact the nearest TTC Repair Center for specific information on the minimum out-of-warranty charge.

The customer will be billed for parts plus standard rates in effect at the time of repair. The customer will also be required to furnish a purchase order number before repair work can be started, and TTC (or the authorized service center) must receive a hard copy of the purchase order before the repaired equipment may be shipped to the customer. A description of the labor and materials used will be provided in the Equipment Repair Report.

Once an out-of-warranty repair is made, the repaired part or component is warranted for one year. This warranty applies only to the part that was repaired; other parts or components are not covered under the one year repair warranty.

9.3.4 Calibration

The INTERCEPTOR 147 requires calibration at one-year intervals. For price information and to schedule your INTERCEPTOR 147 for calibration, contact TTC's Customer Service. When you send the test instrument to TTC for calibration, be sure to follow the Equipment Return Instructions provided in the following section.

9.3.5 Equipment Return Instructions

When you return equipment for repair, attach a tag that includes the following information:

- Owner name and address
- A list of the equipment being returned (including the serial number of each piece of equipment)
- A detailed description of the problem or service requested
- The name and telephone number of the person to contact regarding questions about the repair
- The RA number.

If possible, you should use the original shipping container and material when you return equipment. If the original container is not available, the test instrument should be carefully packed so that it will not be damaged during shipment. TTC is not liable for any damage that may occur during shipping. You should clearly mark the TTC-issued RA number on the outside of the package, and ship the package prepaid and insured to TTC.

9.4 HOW TO CONTACT TTC

If you have any questions regarding the operation, application, or service of your test instrument, please call your TTC Distributor, or contact TTC (at the numbers or address listed below).

Phone:

From the United States or Canada,
dial 1-800-638-2049 or 1-301-353-1550

From outside the United States or Canada,
(01) 301-353-1550 (International)

Ask for Customer Service.

FAX:

1-301-353-0731 (USA and Canada)

(01) 301-353-0731 (International)

Attention: Customer Service.

Mailing Address:

Attn. Customer Service
TTC — CEPT Telecom Test
20400 Observation Drive
Germantown, MD 20876

You may also contact your local TTC Offices:

In Canada:

TTC-Montreal: (514) 879-1820
TTC-Toronto: (905) 507-4117
TTC-Vancouver: (604) 436-0855

In Europe:

TTC-Europe: 0 89 8116935

In France:

TTC-France: 0 1-30.48.83.00, or
0 1-30.48.83.90

In Germany:

TTC-Friedrichsdorf: 0 6172.77055
TTC-Munich: 0 89-907874

In Ireland:

TTC Ireland: 353-18-251.355

In the UK:

TTC (UK) Ltd.: 44-293-617700

In Hong Kong:

TTC Hong Kong: 852-529.0356, ext. 288

9

INTERCEPTOR 147 2 Mbit/s and Data Analyzer

Maintenance and Service

PRINTER / REMOTE CONTROL INTERFACE

The INTERCEPTOR 147 has a serial (V.24) PRINTER / REMOTE CONTROL port that is used to connect the test instrument to a printer or to a remote controller. The serial port connector is an 8-pin, female, DIN connector.

To connect to the port, use the Printer/Remote Control cable (model 31202) that is supplied with the INTERCEPTOR 147. The Printer/Remote Control cable has an 8-pin, male DIN connector at one end (to plug into the test instrument's PRINTER / REMOTE CONTROL port) and a 25-pin, male, D-type connector at the other end (to plug into the printer or the remote controller).

When connected to a printer or remote controller, the INTERCEPTOR 147 acts as a DCE. The pins used on the PRINTER / REMOTE CONTROL interface and their associated functions are listed below.

<u>Pin Number on 8-pin Connector</u>	<u>Function</u>	<u>Pin Number on 25-pin Connector *</u>
1 RTS	Request to Send (input)	4
2 Ground	Signal Ground	7
3 Ground	Chassis Ground	1
4 CTS	Clear to Send (output)	5
5 TXD	Transmitted Data (input)	2
6 DTR	Data Terminal Ready (input)	20
7 RXD	Receive Data (output)	3
8 DSR	Data Set Ready (output)	6

* All other pins are not assigned.



INTERCEPTOR 147 2 Mbit/s and Data Analyzer

Printer/Remote Control Interface

DATA COMMUNICATION INTERFACES

To conduct a Data or Mux test, you must connect the data circuit under test to the INTERCEPTOR 147 using one of the data interfaces. During a Data or Mux test, Data communication interface leads are activated. This appendix includes definitions of the control and data interface leads, a listing of which interfaces use which leads, the pin assignments for the Data interface connectors and cables, and figures showing which control and data leads are used depending on setup selections.

B.1 DATA COMMUNICATION LEADS

The Data communication interface leads that can be used are listed below.

RTS	Request to Send
LL	Local Loop (Loops up the closest DCE.)
RL	Remote Loop (Loops up the farthest DCE.)
DTR	Data Terminal Ready
CTS	Clear to Send
TM	Test Mode
RLSD	Received Line Signal Detector
DSR	Data Set Ready
RS	Request to Send
CS	Clear to Send
TR	Terminal Ready
RR	Receiver Ready
DM	Data Mode

B.2 LEADS USED ON INTERFACES

For a summary showing the data communication interface leads that flow between a Data Terminal Equipment (DTE) and Data Circuit-terminating Equipment (DCE), see Figure B-1. In Figure B-1, the clock and data leads are shown first, and then the control leads.

B

INTERCEPTOR 147 2 Mbit/s and Data Analyzer

Data Communication Interfaces




Figure B-1
DCE-to-DTE Interface Diagram

B.3 PIN ASSIGNMENTS FOR DATA COMMUNICATION INTERFACES

The tables in this subsection indicate the pin assignments for the cables used for the indicated data interfaces. In all the tables, CCITT pin number 108 refers to CCITT pin number 108/2.

NOTE: In all the tables, the signal names (e.g. V.24 Name) apply to the INTERCEPTOR 147 end of the cable.

V.24 DCE Crossover Cable

The V.24 DCE crossover cable is a 25-pin D-type male to a 25-pin D-type female. The pin assignments for the V.24 DCE crossover cable are listed in the Table B-1.

Table B-1
V.24 DCE Crossover Cable Pin Assignments

Description	CCITT Ref	V.24 Name	To 147 DB25 Male	To DTE DB25 Female
Shield			1	1
Tx Data	103	TD	2	3
Rx Data	104	RD	3	2
Request to Send	105	RC	4	8
Clear to Send	106	CTS	5	18
Data Set Ready	107	DSR	6	20
Signal Ground	102	SGND	7	7
Rx Line Signal Detector	109	RLSD	8	4
Tx Signal Element Timing, DCE	114	TC	15	24
Local Loopback	141	LL	18	
DTE Ready	108	DTR	20	6
Remote Loopback	140	RL	21	25
Tx Signal Element Timing, DTE	113	XTC	24	17, 15
Test Mode	142	TM	25	21

B*INTERCEPTOR 147 2 Mbit/s and Data Analyzer***V.11 DCE Crossover Cable**

The table below lists the pin assignments for the V.11 DCE crossover cable. The V.11 DCE crossover cable is a 50-pin D-type male to a 37-pin D-type female.

Table B-2
V.11 DCE Crossover Cable Pin Assignments

Description	CCITT Ref.	V.11 Name	To 147 DB50 Male	To DTE DB37 Female
Shield			1	1
ST DCE/DCE SCT (*DCE)		ST* (A)	3	5
Send Data	103	SD (A)	4	6
Send Timing (DCE Source)	114	ST (A)	5	17
Receive Data	104	RD (A)	6	4
Request to Send	105	RS (A)	7	13
Clear to Send	106	CS (A)	9	10
Local Loop	141	LL	10	9
Data Mode	107	DM (A)	11	12
Terminal Ready	108	TR (A)	12	11
Receiver Ready	109	RR (A)	13	7
Remote Loopback	140	RL	14	18
Terminal Timing (DTE Source)	113	TT (A)	17	8
ST DCE/DCE SCT (*DCE)		ST* (B)	21	23
Send Data	103	SD (B)	22	24
Send Timing (DCE Source)	114	ST (B)	23	35
Receive Data	104	RD (B)	24	22
Request to Send	105	RS (B)	25	31
Clear to Send	106	CS (B)	27, 48	37, 27
Data Mode	107	DM (B)	29	30

Table B-2
V.11 DCE Crossover Cable Pin Assignments
(Continued)

Description	CCITT Ref.	V.11 Name	To 147 DB50 Male	To DTE DB37 Female
Terminal Ready	108	TR (B)	30	29
Receiver Ready	109	RR (B)	31	25
Signal Ground	102	SG	40	19
		RC	44	20
Terminal Timing (DTE Source)	113	TT (B)	46	26
Test Mode	142	TM	49	14

Data Communication Interfaces

B*INTERCEPTOR 147 2 Mbit/s and Data Analyzer***V.35 DCE Crossover Cable**

The table below lists the pin assignments for the V.35 DCE crossover cable. The V.35 DCE crossover cable is a 50-pin D-type male to a V.35 female.

Table B-3
V.35 DCE Crossover Cable Pin Assignments

Description	CCITT Ref.	V.35 Name	To 147 DB50 Male	To DTE V.35
Protective Ground	101	Prot. Gnd	1	A
Serial Clock Transmit (A)	114	DCE SCT (A)	3	Y
Send Data (A)	103	SD (A)	4	R
Serial Clock Transmit (A)	114	SCT (A)	5	U
Received Data (A)	104	RD (A)	6	P
Request to Send	105	RS	7	F
Clear to Send	106	CS	9	L
Local Loop	141	LL	10	D
Data Set Ready	107	DSR	11	H
Data Terminal Ready	108	DTR	12	E
Received Line Signal Detector	109	RLSD	13	C
Remote Loop	140	RL	14	NN
Serial Clock Transmit External (A)	115	SCTE (A)	17	V
Serial Clock Transmit (B)	114	DCE SCT (B)	21	AA
Send Data (B)	103	SD (B)	22	T
Received Data (B)	104	RD (B)	24	S

Table B-3
V.35 DCE Crossover Cable Pin Assignments
(Continued)

Description	CCITT Ref.	V.35 Name	To 147 DB50 Male	To DTE V.35
Serial Clock Transmit (B)	114	SCT (B)	23	W
Signal Ground	102	SGND	40	B
Signal Ground	-	SGND	44	EE
Serial Clock Transmit External (B)	115	SCTE (B)	46	X
Test Mode	142	TM	49	N

X.21 DCE Crossover Cable

The table below lists the pin assignments for the X.21 DCE crossover cable. The X.21 DCE crossover cable is a 15-pin D-type male to a 15-pin D-type female.

Table B-4
V.21 DCE Crossover Cable Pin Assignments

Description	CCITT Ref.	X.21 Name	To 147 DB15 Male	To DTE DB15 Female
Shield		FGND	1	1
Tx Data (A)	103	T (A)	2	4
Rx Data (A)	104	R (A)	4	2
Request to Send (A)	105	C (A)	3	5
Receiver Ready (A)	109/106	I (A)	5	3
Rx Signal Element Timing (A)	115	S (A)	6, 7	6

B*INTERCEPTOR 147 2 Mbit/s and Data Analyzer*

Data Communication Interfaces

Table B-4
V.21 DCE Crossover Cable Pin Assignments
(Continued)

Description	CCITT Ref.	X.21 Name	To 147 DB15 Male	To DTE DB15 Female
Ground		SGND	8	8
Tx Data (B)	103	T (B)	9	11
Rx Data (B)	104	R (B)	11	9
Request to Send (B)	105	C (B)	10	12
Receiver Ready (B)	109/106	I (B)	12	10
Rx Signal Element Timing (B)	115	S (B)	13, 14	13

64k G.703 Adapter Cable

The table below lists the pin assignments for the 64k G.703 adapter cable. The 64k G.703 adapter cable is a 50-pin D-type male to dual 3-pin Siemens.

Table B-5
64k G.703 Adapter Cable Pin Assignments

Description	Signal Name	To 147 DB50 Male	To DCE 3-pin Siemens
Transmit +	T+	47	T1
Transmit -	T-	16	T2
Signal Ground	SGND	1	T3, R3
Receive +	R+	45	R1
Receive -	R-	15	R2

V.11 DTE Adapter Cable

The following table lists the pin assignments for the V.11 DTE crossover cable. The V.11 DTE cable is a 50-pin D-type male special connector to a 37-pin D-type male connector.

Table B-6
V.11 DTE Adapter Cable Pin Assignments

Description	CCITT Ref.	V.11 Name	To 147 DB-50 Male	To DCE DB37 Male
Shield			1	1
ST DTE/DTE		ST*	3	3
SCT (*DTE)		(A)		
Send Data	103	SD (A)	4	4
Send Timing (DTE Source)	114	ST (A)	5	5
Receive Data	104	RD (A)	6	6
Request to Send	105	RS (A)	7	7
Receive Timing (DTE Source)	115	RT (A)	8	8
Clear to Send	106	CS (A)	9	9
Local Loop	141	LL	10	10

B*INTERCEPTOR 147 2 Mbit/s and Data Analyzer*

Data Communication Interfaces

Table B-6
V.11 DTE Adapter Cable Pin Assignments
(Continued)

Description	CCITT Ref.	V.11 Name	To 147 DB-50 Male	To DCE DB37 Male
Data Mode	107	DM (A)	11	11
Terminal Ready	108	TR (A)	12	12
Receiver Ready	109	RR (A)	13	13
Remote Loopback	140	RL	14	14
Terminal Timing (DCE Source)	113	TT (A)	17	17
ST DTE/DTE SCT (*DTE)		ST* (B)	21	21
Send Data	103	SD (B)	22	22
Send Timing (DTE Source)	114	ST (B)	23	23
Receive Data	104	RD (B)	24	24
Request to Send	105	RS (B)	25	25
Receive Timing (DTE Source)	115	RT (B)	26	26
Clear to Send	106	CS (B)	27	27
Data Mode	107	DM (B)	29	29
Terminal Ready	108	TR (B)	30	30
Receiver Ready	109	RR (B)	31	31
Signal Ground	102	SG	40	19
		RC	44	20
Terminal Timing (DCE Source)	113	TT (B)	46	35
Send Common	102A	SC	48	37
Test Mode	142	TM	49	18

V.35 DTE Adapter Cable

The pin assignments for the V.35 DTE crossover cable (50-pin D-type male to V.35 male) are listed in the following table.

**Table B-7
V.35 DTE Adapter Cable Pin Assignments**

Description	CCITT Ref.	Signal Name	To 147 DB50 Male	To DCE V.35 Male
Protective Ground		101 Gnd	Prot.	1 A
Serial Clock Transmit (A)	114	DTE	3Z	
Send Data (A)	103	SD (A)	4	P
Serial Clock Transmit (A)	114	SCT (A)	5	Y
Received Data (A)	104	RD (A)	6	R
Request to Send	105	RS	7	C
Serial Clock Receive (A)	115	SCR (A)	8	V
Clear to Send	106	CS	9	D
Local Loop	141	LL	10	L
Data Set Ready	107	DSR	11	E

B*INTERCEPTOR 147 2 Mbit/s and Data Analyzer*

Data Communication Interfaces

**Table B-7
V.35 DTE Adapter Cable Pin Assignments
(Continued)**


Description	CCITT Ref.	Signal Name	To 147 DB50 Male	To DCE Y.35 Male
Data Terminal Ready	108	DTR	12	H
Received Line Signal Detector	109	RLSD	13	F
Remote Loop	140	RL	14	N
Serial Clock Transmit External (A)	115	SCTE (A)	17	U
Serial Clock Transmit (B)	114	DTE SCT (B)	21	BB
Send Data (B)	103	SD (B)	22	S
Serial Clock Transmit (B)	114	SCT (B)	23	AA
Received Data (B)	104	RD (B)	24	T
Serial Clock Receive (B)	115	SCR (B)	26	X
Signal Ground	102	SGND	40	B
Signal Ground		SGND	44	EE
Serial Clock Transmit External (B)	115	SCTE (B)	46	W
Test Mode	142	TM	49	NN

B.4 SIGNAL LEADS FOR DATA COMMUNICATION INTERFACES

For information regarding which signal leads are used depending on the Emulate, Gen Clk (and, as applicable, Rcv Clk) selections on the INTERCEPTOR 147, see the figures in this section. In the figures, the shaded lines indicate the clock source for the specified selections.

DTE/INTF

For a figure of the signal leads used when Emulate is set to DTE and Gen Clk is set to INTF, see Figure B-2.



**Figure B-2
DTE/INTF Diagram**

Data Communication Interfaces

B

INTERCEPTOR 147 2 Mbit/s and Data Analyzer

Data Communication Interfaces

DTE/INTRNL

For a figure of the signal leads used when Emulate is set to DTE and Gen Clk is set to INTRNL, see Figure B-3.




Figure B-3
DTE/INTRNL Diagram

DCE/INTRNL/TT

For a figure of the signal leads used when Emulate is set to DCE, Gen Clk is set to INTRNL, and Rcv Clk Sel is set to TT, see Figure B-4.





Figure B-4
DCE/INTRNL Diagram

DCE/INTRNL/ST

For a figure of the signal leads used when Emulate is set to DCE, Gen Clk is set to INTRNL, and Rcv Clk Sel is set to ST, see Figure B-5.



Data Communication Interfaces

Figure B-5
DCE/INTRNL/ST Diagram

B

INTERCEPTOR 147 2 Mbit/s and Data Analyzer

DCE/INTF/TT

Data Communication Interfaces

For a figure of the signal leads used when Emulate is set to DCE, Gen Clk is set to INTF, and Rcv Clk Sel is set to TT, see Figure B-6.




Figure B-6
DCE/INTF/TT Diagram

DCE/INTF/ST

Setting Emulate to DCE, Gen Clk to INTF, and Rcv Clk Sel to ST is not a valid combination.

REMOTE CONTROL STATUS REGISTERS

The INTERCEPTOR 147 uses a set of internal registers, queues, and buffers to store information about test status, line conditions, alarm conditions, error conditions, and print information. The user may access this information by using INTERCEPTOR 147 status queries.

C.1 REGISTER OPERATION

The INTERCEPTOR 147 has six groups of registers: Status Byte Register, Event Status Register, Test Summary Register, Remote Alarms Register, AIS Alarms Register, and Line History Register (see Figure C-1).




Figure C-1
INTERCEPTOR 147 Registers

Each group of registers captures specific events. Within each group of registers is a status register, composed of 8 bits, representing up to 8 events. When a specific event occurs, the corresponding bit is set to 1. The user may read each status register and interpret the bits to provide test status information.

C

INTERCEPTOR 147 2 Mbit/s and Data Analyzer

Remote Control Status Registers

Each group of registers contains one writable 8-bit enable register. The user may program the bits in each enable register to report selected events in the corresponding status register. Setting the bits in the enable register controls the generation of the summary bit for each register group. The summary bit is set when a status register bit and its corresponding enable register bit are both set.

Users may read registers using an associated query. Users may use an associated command to write a value to enable registers. The *CLS command clears all event registers, buffers, and queues except the output queue.

Register Operation Example

In Figure C-2, the value 36 has been written to Enable Register 1. This value sets bits 2 and 5 of Enable Register 1. Since bit 5 of both Status Register 1 and Enable Register 1 is set, the summary bit is set.

This process is duplicated with each group of registers until all of the summary information is directed to the Status Byte Register.




Figure C-2
Register Operation

C.2 QUEUE AND BUFFER OPERATION

All responses that the INTERCEPTOR 147 generates are placed in the Output Queue. With RS-232 Remote Control operation, the contents of the Output Queue are immediately transmitted to the terminal. When a response is in the Output Queue, the Message Available indicator bit 6 of the Status Byte Register is set to 1.

Printouts generated by the INTERCEPTOR 147 may be sent to an internal buffer called the RC Print Queue. An available print in the RC Print Queue sets the Print Available indicator bit 6 of the Status Byte Register to 1. This ability is enabled through the command `SYSTEM:RC PRINT`. Users may read the printouts by using the `STATUS:PRINT?` query.

The Error Buffer is an internal buffer used to store the last generated error message. The Error Buffer is read using the `STATUS:ERROR?` query and is cleared using the `STATUS:CLEAR_ERR` command. When an error message is present in the Error Buffer, the Error Available indicator, bit 0 of the Status Byte Register, is set to 1. Error messages are also transmitted directly to the terminal in RS-232 terminal mode operation.

C.3 STATUS BYTE REGISTER GROUP

The Status Byte Register group summarizes the data structures reporting to it, and consists of two 8-bit registers: Status Byte Register and Status Byte Enable Register. See Figure C-3.

The Status Byte Register contains summary bits from the data structures that report to it. Each bit reports whether a specific event or condition has occurred. The INTERCEPTOR 147 defines 6 of the 8 bits in the Status Byte Register; the other 2 bits are always set to 0.




Figure C-3
Status Byte Register

The controller reads the Status Byte Register by using a serial poll or the *STB query. If the Status Byte Register is read using a serial poll, bit 6 is returned as a Request Service (RQS); if it is read with a *STB? query, bit 6 is returned as a Master Summary Status (MSS).

When the Status Byte Register is read, a binary-weighted integer is returned. This integer represents the decimal equivalent of the enabled bits in the register. Convert the returned value to binary to determine the status of the bits in the Status Byte Register.

- Bit 7 Not Defined. Always set to 0.
- Bit 6 MSS - Master Status Summary
Represents the summary of all other bits in the Status Byte Register. The corresponding enabling bit in the Service Request Enabling Register (*SRE) is not programmable.
- Bit 5 ESB - Event Status Bit
Indicates that an enabled event in the Standard Event Status Register has occurred. Read the Standard Event Status Register to determine which event has occurred.

- Bit 4 Not Defined. Always set to 0.
- Bit 3 Not Defined. Always set to 0
- Bit 2 Bit 2 indicates that an enabled event in the Test Summary Register has occurred. Read the Test Summary Register to determine which event has occurred.
- Bit 1 PAV - Print Available
Indicates that a printout is available in the remote control print queue. See the STATUS:PRINT?remote control command.
- Bit 0 EAV - Error Message Available
Indicates that an error message is available in the error buffer. See the STATUS:ERROR? and STATUS:CLEAR_ERR remote control commands.

The Status Byte Enable Register is an 8-bit register that determines which bits of the Status Byte Register can cause the MSS bit 6 of the Status Byte Register to be set. The Service Request Enable Register is written to with the *SRE command.

C.4 EVENT STATUS REGISTER GROUP

The Event Status Register group is used to detect specific IEEE-488.2 defined events, and consists of two, 8-bit registers: Event Status Register and Event Status Enable Register. See Figure B-4.




Figure C-4
Event Status Register Group

The Event Status Register (ESR) assigns specific IEEE-488.2 defined events to each of the bits within the register. A bit is set in the Event Status Register when the event that corresponds to that bit has occurred since the register was last read or cleared. This register is cleared each time it is read.

- Bit 7 PON - Power On
Power has been cycled OFF and ON since the last time the Event Status Register was read.
- Bit 6 URQ - User Request
Not used. Always reads 0.

- Bit 5 CME - Command Error
Indicates that a command received by the INTERCEPTOR 147 was not executed because it was not understood.
- Bit 4 EXE - Execution Error
Indicates that the INTERCEPTOR 147 is unable to execute a command.
- Bit 3 DDE - Device Dependent Error
Not used. Always reads 0.
- Bit 2 QYE - Query Error
Indicates that the controller has attempted to read the INTERCEPTOR 147 output queue when nothing was available to be read, or that data in that queue has been lost.
- Bit 1 RQC - Request Control
Not used. Always reads 0.
- Bit 0 OPC - Operation Complete
Reports that all pending operations are complete. See the *OPC common command.

The Event Status Enable Register (ESE) is an 8-bit register that allows the controller to enable or disable each bit in the Event Status Register. When a bit in the Event Status Enable Register is set to 1, the corresponding bit in the Event Status Register is enabled. When an enabled bit in the Event Status Register is set to 1, the ESB bit in the Status Byte Register is also set to 1.

C.5 TEST SUMMARY REGISTER GROUP

The Test Summary Register is an 8-bit register that contains summary bits from the data structures reporting to it. Figure B-5 depicts this register. In this example, only 3 of the 8 bits are used.




Figure C-5
Test Summary Register

- Bit 7 Not defined. Always set to 0.
- Bit 6 Not defined. Always set to 0.
- Bit 5 Not defined. Always set to 0.
- Bit 4 Not defined. Always set to 0.
- Bit 3 Not defined. Always set to 0.
- Bit 2 Not defined. Always set to 0.
- Bit 1 Alarm Status Summary Bit.
- Bit 0 Line Status Summary Bit.

C.6 LINE STATUS REGISTER GROUP

The Line Status Register group consists of three registers: Line Status Register, Line History Register, and Line Enable Register. This group of registers is used to detect the state of the signal presence indicator, the various FAS Sync indicators, the pattern slip indicator, and an alarm indicator. See Figure C-6.




Figure C-6
Line Status Register Group

INTERCEPTOR 147 2 Mbit/s and Data Analyzer

The Line Status Register gives the current state of the signal presence indicator, the various FAS Sync indicators, the pattern slip indicator, and an alarm indicator. The Line Status Register is read with the query, STATUS:LINE?. The bit grouping is as follows:

- Bit 7 Not used. Always set to 0.
- Bit 6 Not used. Always set to 0.
- Bit 5 CRC
Set to 1 when the INTERCEPTOR 147 has detected CRC framing.
- Bit 4 PATTERN INVERT
Set to 1 when the INTERCEPTOR 147 has detected pattern inversion.
- Bit 3 PATTERN SYNC
Set to 1 when the INTERCEPTOR 147 has detected pattern sync.
- Bit 2 MFAS SYNC
Set to 1 when the INTERCEPTOR 147 has detected MFAS Sync.
- Bit 1 FAS SYNC
Set to 1 when the INTERCEPTOR 147 has detected FAS Sync.
- Bit 0 SIGNAL PRESENT
Set to 1 when the INTERCEPTOR 147 detects that an input signal is present.

The Line History Register provides the history of the signal presence indicator, various FAS Sync indicators, pattern slip indicator, and the alarm indicators since the Line History Register was last read. A set bit generally indicates an error has occurred or synchronization was lost during the interval since the register was last read.

The Line History Register is read using the query, STATUS:LINE HIST?.

- Bit 7 PATTERN SLIP
Indicates that a pattern slip occurred since this register was last read.
- Bit 6 Not Used. Always set to 0
- Bit 5 Not Used. Always set to 0
- Bit 4 Not Used. Always set to 0
- Bit 3 PATTERN SYNC
Indicates that PATTERN Sync was lost since this register was last read.
- Bit 2 MFAS SYNC
Indicates that MFAS Sync was lost since this register was last read.
- Bit 1 FAS SYNC
Indicates that FAS Sync was lost since this register was last read.
- Bit 0 SIGNAL PRESENT
Indicates that signal presence was lost since this register was last read.

The Line Enable Register is used to determine how the Line Status Summary bit of the Test Summary Register is set. The Line Status Summary bit is set when corresponding bits in the Line History Register and the Line Enable Register are set.

C.7 ALARM STATUS REGISTER GROUP

The Alarm Status Register group consists of three registers: Alarm Status Register, Alarm History Register, and Alarm Enable Register. See Figure C-7.




Figure C-7
Alarm Status Register Group

The Alarm Status Register gives the current state of the signal presence indicator, the various FAS Sync indicators, the pattern slip indicator, and an alarm indicator. The Alarm Status Register is read with the query, STATUS:ALARM?. The bit grouping is as follows:

- Bit 7 Not Used. Always set to 0
- Bit 6 Not Used. Always set to 0
- Bit 5 Not Used. Always set to 0
- Bit 4 Not Used. Always set to 0

- Bit 3 MFAS Distant
Indicates that the MFAS Distant alarm is active.
- Bit 2 FAS Distant
Indicates that the FAS Distant alarm is active.
- Bit 1 TS-16 AIS
Indicates that the TS-16 AIS is active.
- Bit 0 AIS
Indicates that AIS is active.

The Alarm History Register provides the history of the signal presence indicator, various FAS Sync indicators, pattern slip indicator, and the alarm indicators since the Alarm History Register was last read. A set bit generally indicates that an error has occurred or synchronization was lost during the interval since the register was last read.

The Alarm History Register is read using the query, STATUS:ALARM HIST?.

- Bit 7 Not Used. Always set to 0
- Bit 6 Not Used. Always set to 0
- Bit 5 Not Used. Always set to 0
- Bit 4 Not Used. Always set to 0
- Bit 3 MFAS Distant
Indicates that the MFAS Distant alarm was detected since this register was last read.
- Bit 2 FAS Distant
Indicates that the FAS Distant alarm was detected since this register was last read.
- Bit 1 TS-16 AIS
Indicates that the TS-16 AIS was detected since this register was last read.

INTERCEPTOR 147 2 Mbit/s and Data Analyzer

Bit 0 AIS
Indicates that AIS was detected since this register was last read.

The Alarm Enable Register is used to determine how the Alarm Status Summary bit of the Test Summary Register is set. The Alarm Status Summary bit is set when corresponding bits in the Alarm History Register and the Alarm Enable Register are set.

UNDERSTANDING G.821 PERFORMANCE ANALYSIS

D.1 WHY CCITT G.821 PERFORMANCE ANALYSIS?

This appendix discusses the criteria for performance analysis, the concept of available time versus unavailable time, and degraded minutes as specified in CCITT Recommendation G.821. This discussion is provided to familiarize users with the G.821 Performance results.

D.2 PERFORMANCE ANALYSIS RESULTS

The performance results (available in the INTERCEPTOR 147's PERFORMANCE results category) are derived by observing the received bit error counts and received bit counts at 1-second intervals, and classifying each 1-second interval as available, unavailable, severely errored, or error free seconds. This division of test time is illustrated in Figure D-1. Further calculations yield the number and percentage of degraded minutes, and percentages of available, severely errored, and error free seconds.




Figure D-1
Division of Test Seconds for Performance Analysis

D.3 DETERMINING AVAILABLE AND UNAVAILABLE SECONDS

CCITT Recommendation G.821 defines available and unavailable time as follows.

“A period of unavailable time begins when the bit error rate (BER) in each second is worse than 10^{-3} for a period of 10 consecutive seconds. These 10 seconds are considered to be unavailable time. The period of unavailable time terminates when the BER in each second is better than 10^{-3} for a period of 10 consecutive seconds. These 10 seconds are considered to be available time.”

Available and unavailable time are measured in seconds — available seconds (Avl Sec) and unavailable seconds (Unavl Sec), respectively. All seconds after initial pattern synchronization must fall into one of the two categories (total Avl Sec + total Unavl Sec = total seconds after initial pattern synchronization).

After initial pattern synchronization, seconds are considered to be available time; the Avl Secs begin counting (seconds that occur before initial pattern synchronization are not included in performance analysis). These seconds continue to be counted until 10 consecutive seconds, each with a BER greater than 10^{-3} , occur. A sliding window, 10 seconds in length, is used to detect this transition from available time to unavailable time and vice versa.

As an example, assume a test begins and continues to run for 25 seconds and each of those 25 seconds has a BER greater than or equal to 10^{-3} . After the initial pattern synchronization, the seconds are considered to be available time, so the Avl Sec count at this point is 25 as shown in Figure D-2. In the 26th second, the BER becomes greater than 10^{-3} . The same for the 27th and 28th seconds. In the 29th second, the BER improves to less than or equal to 10^{-3} . All 29 seconds are a part of available time and are, therefore, counted as Avl Sec.

Even though there were 3 consecutive seconds (the 26th, 27th, and 28th) which each had a BER greater than 10^{-3} , 10 such consecutive seconds are required to make the transition to unavailable time. Those 3 individual seconds are still in available time and they are counted as Avl Sec.

sec 20	sec 21	sec 22	sec 23	sec 24	sec 25	sec 26	sec 27	sec 28	sec 29
BER	BER	BER	BER	BER	BER	BER	BER	BER	BER
<=	<=	<=	<=	<=	<=	>	>	>	<=

Figure D-2
Sliding Window after 29th Test Second still in

The 3 seconds with a BER greater than 10^{-3} are also included in the count of severely errored seconds (SES), which are those seconds with a BER greater than 10^{-3} that occur in available time. A signal loss second or a second in which pattern synchronization is lost is also considered to be a second with a BER greater than 10^{-3} . Therefore, the current test result values for the Avl Sec count = 29; the SES count = 3 and the Unavl Sec count = 0.

sec 79	sec 80	sec 81	sec 82	sec 83	sec 84	sec 85	sec 86	sec 87	sec 88
BER	BER	BER	BER	BER	BER	BER	BER	BER	BER
<=	>	>	>	>	>	>	>	>	>

Figure D-3
Sliding Window after 88th Test Second

D*INTERCEPTOR 147 2 Mbit/s and Data Analyzer*

The same test continues to run and remains in available time. In the 80th second, the BER for that second is greater than 10^{-3} as shown in Figure D-3. The BER for the 81st through the 85th seconds is also greater than 10^{-3} . In the 86th second, pattern synchronization is lost. This also continues for the 87th and 88th seconds. We now have 9 consecutive seconds each of which has a BER worse than 10^{-3} . As each of these seconds occurs, we are still in available time, so they are counted as Avl Sec and SES. The transition has not been made from available time to unavailable time.

Figure D-4 shows the 89th second also has a BER less than 10^{-3} . At this point, the Avl Sec count = 89, the SES count = 13, and the Unavl Sec count = 0. However, the sliding window now contains 10 consecutive seconds each having a BER worse than 10^{-3} . At this point the transition is made to unavailable time:

Those 10 seconds which had been counted as Avl Sec are deducted from the Avl Sec count and are added to the Unavl Sec count; the Avl Sec count becomes 79, and the Unavl Sec count becomes 10. Those same 10 seconds were also included in the SES count. However, SES is limited to only those seconds in available time which have a BER greater than 10^{-3} ; therefore, those last consecutive 10 seconds must also be deducted from the SES count (the SES count is updated to 3).

SEC 20 BER	SEC 21 BER	SEC 22 BER	SEC 23 BER	SEC 24 BER	SEC 25 BER	SEC 26 BER	SEC 27 BER	SEC 28 BER	SEC 29 BER
<=	<=	<=	<=	<=	<=	>	>	>	<=

Figure D-4
Sliding Window after 89th Test Second
Transition to Unavailable Time

Once the transition occurs from available time to unavailable time, all seconds are counted as Unavl Sec until 10 consecutive seconds occur each with a BER less than 10^{-3} . As the sample test continues, the 90th through 150th seconds each have a BER greater than or equal to

10^{-3} . We are still in unavailable time, so these seconds are counted as Unavl Sec; now the total Avl Sec count = 79 and the total Unavl Sec count = 71.

sec 151	sec 152	sec 153	sec 154	sec 155	sec 156	sec 157	sec 158	sec 159	sec 160
BER	BER	BER	BER	BER	BER	BER	BER	BER	BER
<	<	<	<	<	<	<	<	<	<

Figure D-5
Sliding Window after 160th Test Second
Transition to Available Time

Beginning with the 151st second, the BER for that second is less than 10^{-3} , as shown in Figure D-5. It is still counted as an Unavl Sec since we are still in unavailable time and the transition has not been made to available time. A BER less than 10^{-3} also occurs for the 152nd through the 160th seconds. Since there are now 10 consecutive seconds with a BER less than 10^{-3} , the transition is made from unavailable time to available time.

As each of these 10 seconds occurred, it was added to the Unavl Sec count (Unavl Sec = 81, Avl Sec = 79, and SES = 3). Now that those consecutive seconds have triggered the transition to available time, they are deducted from the Unavl Sec count and added to the Avl Sec count. Now the Unavl Sec count = 71 and the Avl Sec count = 89.

The monitoring of available and unavailable time continues for the duration of the test.

D.4 DETERMINING DEGRADED MINUTES

Degraded minutes (Deg Min) is an error analysis result that is affected by available and unavailable time. Deg Min is a count of the number of minutes during which an average BER greater than 10^{-6} occurs. The 1-minute intervals are derived by removing Unavl Sec and SES from the total test time and then consecutively grouping the remaining seconds into blocks of 60. The average BER is calculated for the block of 60 seconds and, if it is greater than 10^{-6} , the block is counted as a degraded minute.

In the transition from available time to unavailable time, the Deg Min result is unaffected. This is because a switch to unavailable time requires 10 consecutive seconds each with a BER greater than 10^{-3} . Any second in available time with a BER greater than 10^{-3} is considered to be a severely errored second and, therefore, not included in the accumulation of seconds used to calculate Deg Min.

Moving from unavailable time to available time may affect the Deg Min count. While in unavailable time, 10 consecutive seconds each with a BER less than 10^{-3} are required for the transition to available time. When this happens, those 10 seconds are subtracted from the Unavl Sec count and are added to the Avl Sec count. Since these seconds are now considered to be a part of available time and they are not SES, they are included in the calculation of Deg Min.

UNDERSTANDING HISTOGRAMS

The INTERCEPTOR 147 can produce Graph and List Histogram Prints. To understand the information that appears in both types of Histogram Prints, read the information in this appendix.

E.1 UNDERSTANDING HISTOGRAM GRAPHS

GRAPH-type histograms provide a graphical depiction of test results over a period of time. The description of GRAPH histograms provided in this section applies whether the histogram is printed using a Printer Mode of GRAPH or ASCII; when the Printer Mode is ASCII, the bars are replaced with columns of asterisks.

In the sample histogram (see Figure E-1), the circled numbers correspond to the numbers used in the explanations that follow the diagram.




Figure E-1
Sample Histogram Graph

1. Time and Date of Print

At the top of Histogram Print, is the time and date when the histogram was created.

2. Histogram Title

The histogram title indicates what result is being histogrammed. For example, depending on the Hist Rslt selection, the histogram may show Bit Errors versus Time, or Severely Errored Seconds versus Time, etc.

3. Transition Bar(s) Labeled Av T, Storage, Power

Three transition bars that may appear have the following titles:

- Av T (Available Time)
- Storage
- Power

These transition bars indicate changes (or transitions) that occurred during the histogram period that affect the availability of histogram information.

The Av T transition bar is included in histograms of one of the performance results (SES, Err Sec, or Unavl Sec) if, sometime during the histogram period, a transition was made away from Available Time. The Storage transition bar is included in the histogram if, sometime during the histogram period, the Histogram Buffer was turned off. The Power transition bar is included if, sometime during the histogram period, the instrument power was turned off.

4. Result Being Tracked (Y-Axis)

The result being reported in the histogram is indicated along the Y axis. The test instrument automatically presents an appropriate scale along the Y-axis.

5. Results (Bar Graph)

The vertical bars on the Histogram Print indicate how many of the specified events occurred at the indicated times.

6. Mode Change Indicator(s)

When a mode change occurs, the Mode Change Indicator appears as an “M” to show the time. For purposes of Histogram Prints, a mode change is defined as any change in test instrument configuration.

7. Relative Time Indicators (X-Axis)

The X axis indicates the time, relative to the start time of the histogram. The time indicators are automatically evenly spread along the X axis, ranging from 00:00 to the time set up in the AUXILIARY setup category’s Len item. To correlate the time with real time, add the relative time indicated on the X axis to the real time.

8. Information About the Histogram

The following information about the histogram is provided:

Start of Acquisition — Time when the histogram buffer was turned on.

Start of Print (DD/HH:MM)—Time indicating the start of the Histogram Print, relative to the time the histogram buffer was turned on. This value is equal to the value you set in the AUXILIARY category’s Start item.

Duration of Print (DD/HH:MM) — Time that the Histogram Print covers. This value is equal to the value you set in the AUXILIARY setup category’s Len item.

INTERCEPTOR 147 2 Mbit/s and Data Analyzer

Seconds Per Bar (Seconds) — Amount of time (in number of seconds and in Day/ Hour:Minute:Second format) covered by each results bar. Two results bars can fit between two consecutive marks on the x-axis.

Seconds Per Bar (DD/HH:MM:SS) — Amount of time (in number of seconds and in Day/Hour:Minute:Second format) covered by each results bar. Two results bars can fit between two consecutive marks on the x-axis.

Last Second of Data (DD/HH:MM:SS) — Time when the last piece of data was collected and reported.

E.2 UNDERSTANDING HISTOGRAM LISTS

Histogram Lists are generally used when you are going to use the histogram information in a spreadsheet. The LIST type histogram presents the information in an 80-column listing.

The circled numbers in the sample Histogram Print (see Figure E-2) correspond to the numbers used in the explanations that follow the diagram.

INDEX

Symbols

%Avl Sec Result 4-13
%EFS Result 4-14
%SES Result 4-13
 Δ PPM 3-15
120- Ω Connector 2-4
2 %Avl T Result 4-14
2 %EFS Result 4-15
2 %SES Result 4-15
2 Avl T Result 4-14
2 EFS Result 4-15
2 ES Result 4-15
2 SES Result 4-15
2 Una T Result 4-15
2048K Test Mode 3-3
2M item 3-7
2M REF Clock Source
 3-15
2M Ref Input
 BRIDGE 3-16
 MON 3-16
 TERM 3-16
2M Ref Input item 3-15
2M Test 3-3
2M to DATA 3-6
2M TX POWER OFF 2-4
2M TX POWER OFF LED
 3-11
56 kbit/s operation 3-4
56K (2M side of a Mux
 Test) 3-7
64 kbit/s operation 3-4
64K (2M side of a Mux
 Test) 3-7
64k G.703 interface 3-6
64K Test Mode 3-4
75- Ω Connector 2-4
9V DC Connector 2-22

A

ABCD Result 4-11
AC Mains ADAPTER
 Connector 2-22
Active Timeslots
 definition 4-11
Active Timeslots Result
 4-11
Adjacent FAS Errs item
 3-42
ALARM/SIGNAL
 Category 3-34
ALARMS 3-45
Alarms
 trigger Print 3-45
AMI code 3-41
Arrows
 in display 2-18
AUTO (Framing) 3-12
AUTO (Pattern) 3-20
Auto Print
 EVENT 3-43, 5-5
 TIMED 3-43, 5-4
Auto Print item 3-43
AUXILIARY Category
 3-38
Available Second Result
 4-13
Available Time Result
 4-14
Avl Sec Result 4-13

B

Back-light 1-6
Basic Setup Procedure
 1-8
Battery
 charging 1-5

INTERCEPTOR 147A 2Mbit/s Analyzer

BATTERY CHARGING
 LED 2-22
BATTERY LOW LED 2-16
BATTERY LOW! 2-17
Battery operation
 life 1-5
Beeper item 3-55
BER Result 4-3
BER-SES Result 4-14
BIT (FAS Results) 3-55
Bit Errs Result 4-3
Bit Slip Result 4-6
BRIDGE (2M Ref) 3-16
Bridge Mode 2-16
Broadcast Mode 3-32
Buffer
 Print Buffer capacity
 5-1, 8-8

C

C-Bits Result 4-12
Cables
 data interface 2-8
Calibration 9-5
Category
 TEST MODE 3-2
CHAN. & SIGNALING
 Results 4-10
Channel item 3-4
Char Err Result 4-4
Charging the Battery
 1-5
Check-Out Procedure
 1-6
CLEAR Control 2-21
Clearing
 histogram buffer 5-6
 History LEDs 2-13
 memory 3-56
 Print buffer 2-21
Code Errs Result 4-6

D

DATA INTERFACE 2-7
Data Interface 3-6
 cables 2-8
 connectors 2-8
DATA LEADS
 receive 2-7
 selection for Event
 3-45
Data Lead item 3-27
Data Leads
 transmit 3-27
DATA Test 3-3
DATA to 2M 3-6
Date
 setting 3-56
Date item 3-56
Date Rate
 selecting 3-24, 3-25
Date Result 4-4
Deg Min Result 4-14
DELAY pattern 3-22

INTERCEPTOR 147A 2Mbit/s Analyzer

- Display 2-18
 - freezing 2-17
 - up/down arrows 2-18
- DISPLAY HOLD 2-17
- E**
- EFS Result 4-14
- Elapsed Second Result 4-3
- Elpsd Sec Result 4-3
- Emulate item 3-24
- Emulating
 - DCE or DTE 3-24
- Err Sec Result 4-14
- Err-SES Result 4-14
- ERROR INSERT 2-5
- Error Insertion
 - CODE 3-41
 - FAS 3-41
 - LOGIC 3-41
- Error Messages
 - Remote Control 6-44
- Error Rate item 3-41
- Error Type item 3-41
- Errors
 - inserting 2-5
 - single 2-5
- EVENT 3-43
- Event
 - ALARMS 3-45
 - DATA LEAD 3-45
 - FRAME 3-44
 - LOGIC 3-45
 - SIGNAL 3-44
- Event item 3-44
- Event Prints 3-43
- EXTERNAL CLOCK
 - connector 2-7
- External power 1-5
- F**
- FAS 3-13
- FAS Errs Result 4-6
- FAS Rate Result 4-6
- FAS Results item 3-55
- FAS Word Result 4-7
- FAS-CRC 3-13
- FOX pattern 3-22
- FRAME 3-44
- Frame Slip Result 4-6
- Framing
 - FAS 3-13
 - FAS-CRC 3-13
 - MFAS 3-13
 - MFAS-CRC 3-14
 - selecting 3-12
- Framing item 3-12
- Freeze the display 2-17
- Freq Δ ppm Result 4-5
- Freq Result 4-5, 4-12
- Front Panel
 - illustration 2-1
 - locking for remote control 6-2
 - unlocking 6-3
- G**
- Gen Clk item 3-28
- GRAPH Histogram
 - Format 3-52
- H**
- HDB3 code 3-40
- Hist Buf Clear? 3-52
- Hist Buf item 3-48
- Hist Print? item 3-50
- Hist Rslt item 3-49
- Hist Type item 3-52

INTERCEPTOR 147A 2Mbit/s Analyzer

- Histogram*
 - type 3-52
- Histogram Buffer*
 - Clearing 3-48
 - clearing 3-52
 - full 3-48
 - percentage full 3-48
 - turning on/off 3-48
- Histogram Print*
 - creating 5-6
 - examples 5-7
 - setting length 3-52
 - Start time 3-51
- Histogram Results* 3-49
- Histogrammable Results* 3-49
- Histograms*
 - setting time covered 5-7
 - zooming in 5-7
- History LEDs* 2-10
 - clearing 2-13
- HISTORY RESET* 2-13
- I**
- IEEE-488.2* 6-1
- Indicators*
 - DATA INTERFACE* 2-7
 - Test Mode 2-5
- Initial Check-Out*
 - Procedure 1-6
- Inserting Errors* 2-5
- INT 2048K Clock Source* 3-15
- INTERCEPTOR 147*
 - Applications 1-2
 - Key features 1-2
 - Standard Equipment 1-5
- Interface*
 - configuring 3-6
- INTERNAL Clock Source* 3-14
- INTF Gen Clk* 3-28
- Intf item* 3-6
- INTRNL Gen Clk* 3-28
- L**
- Language Item* 3-40
- LCD* 2-18
- LCD Back-light* 1-6
- Len item* 3-52
- Level (dBnom) Result* 4-6
- Level (Vpeak) Result* 4-6
- Level Result* 4-12
- Liquid Crystal Display* 2-18
- LIST Histogram Format* 3-52
- Locking the panel* 2-17
- LOGIC* 3-45
- LOGIC & TIME Results* 4-2
- Loopbacks Item* 3-17, 3-18, 3-19, 3-20
- Loudness*
 - control 2-20
- M**
- Memory*
 - clearing 3-56
- Memory Clear? item* 3-56
- Message*
 - Are You Sure? 3-57
 - BATTERY LOW! 2-17
 - Clear Buffer 3-48, 3-52
 - Clearing Histogram Data 3-48, 3-53
 - HISTOGRAM PRINT 3-50

INTERCEPTOR 147A 2Mbit/s Analyzer

- No Such Event 3-50
 - Processing Histogram 3-50
 - RECALLING PROGRAM 3-54
 - Results OK 4-2
 - Results Unavail 4-2
 - Start Time/Stored Time 3-50
 - STORING PROGRAM 3-53
 - Messages
 - Remote Control 6-44
 - MFAS 3-13
 - MFAS Errs Result 4-7
 - MFAS Rate Result 4-7
 - MFAS Word Result 4-8
 - MFAS-CRC 3-14
 - MONitor (2M Ref) 3-16
 - Monitor Mode 2-14
 - MUX test
 - configuring 2M side 3-7
 - Mux/Demux Testing
 - configuring 3-5
 - Mx56K (2M side of a Mux Test) 3-7
 - Mx64K (2M side of a Mux Test) 3-7
 - Mx64K Test Mode 3-4
- N**
- NFAS Word Result 4-7
 - NORMAL 3-5
 - Nx56K (2M side of a Mux Test) 3-7
 - Nx64K (2M side of a Mux Test) 3-7
 - Nx64K Test Mode 3-4
- O**
- Octet Timing item 3-27
- P**
- PANEL LOCK 2-17, 6-2
 - Patt Loss Result 4-3
 - Patt Slip Result 4-3
 - Pattern
 - selecting 3-20
 - Pattern item 3-20
 - Peak Result 4-12
 - Percentage EFS Result 4-14, 4-15
 - Percentage of Available Seconds Result 4-13
 - Percentage of Available Time Result 4-14
 - Percentage of Degraded Minutes Result 4-14
 - Percentage of SES Result 4-13, 4-15
 - Performance Item 3-54
 - PERFORMANCE Results 4-12
 - Power
 - AC 2-22
 - AC Mains 1-5
 - battery 1-5
 - recharging 1-5
 - turning on or off 2-21
 - POWER Control 2-21
 - PRGM pattern
 - specifying 3-23
 - Print Buffer
 - capacity 5-1, 8-8
 - clearing 2-21
 - full 3-51

INTERCEPTOR 147A 2Mbit/s Analyzer

Printer

- compatible types 5-10
- line termination 3-46
- port selecting 3-45
- setup 5-10
- type
 - selecting 3-46
- PRINTER / REMOTE CONTROL
 - Connector 2-23
- PRINTER Controls 2-21
 - CLEAR 2-21
 - CONTROLS 2-21
 - RESULTS 2-21
- Printer Mode item 3-46
- Printer Term item 3-46
- Printer Type item 3-46
- Prints
 - automatic print types 3-43
 - Controls Print 5-1
 - EVENT 3-43
 - Event Print 5-5
 - Event Print triggers 3-44
 - Histogram Print 5-6
 - Results Print 5-2
 - selecting types 3-42
 - time interval between 3-44
 - TIMED 3-43
 - Timed Print 5-4
- Program Pattern item 3-23
- Program Recall item 3-54
- Program Store item 3-53
- Prt Type item 3-46

R

- Rate
 - selecting 3-24, 3-25
- Rate item 3-24, 3-25
- Rcv Clk Pol item 3-26
- Rcv Clk Sel item 3-25
- Rcv Pat Result 4-3
- REBE Errs Result 4-9
- REBEs Item 3-14
- Receive Byte Result 4-11
- Receive Pattern Result 4-3
- RECEIVER 2-13
 - BRIDGE mode 2-16
 - connectors 2-14
 - control and LEDs 2-14
 - MON mode 2-14
 - TERM mode 2-15
- Recharging 2-22
 - using the AC ADAPTER connector 2-22
- RECOVERED Clock Source 3-15
- Registers
 - organization C-1
- Remote Control
 - Commands and Queries 6-3
 - configuring the INTERCEPTOR 147 6-2
 - connecting cables 6-2
 - ending 6-3
 - entering 6-2
 - error messages 6-44
 - list of commands 6-5
 - messages 6-44
 - operation 6-1

INTERCEPTOR 147A 2Mbit/s Analyzer

port configuration 3-47
port selecting 3-45
setup 6-2
syntax for commands 6-4
RESTART 2-17
Restart 1-10
RESTRICTED 3-5
Result
 %Avl Sec 4-13
 %Deg Min 4-14
 %EFS 4-14
 %SES 4-13
 2 %Avl T 4-14
 2 %EFS 4-15
 2 %SES 4-15
 2 Avl T 4-14
 2 EFS 4-15
 2 ES 4-15
 2 SES 4-15
 ABCD 4-11
 Active Timeslots 4-11
 Avl Sec 4-13
 BER 4-3
 BER-SES 4-14
 Bit Errs 4-3
 Bit Slip 4-6
 C-Bits 4-12
 Char Err 4-4
 Code Errs 4-6
 Code Rate 4-6
 CRC Errs 4-7
 CRC MF Wrđ 4-9
 CRC Rate 4-7
 Date 4-4
 Deg Min 4-14
 EFS 4-14
 Elpsd Sec 4-3
 Err Sec 4-14
 Err-SES 4-14
 FAS Errs 4-6
 FAS Rate 4-6
 FAS Word 4-7
 Frame Slip 4-6
 Freq 4-5
 Freq Δppm 4-5
 Level 4-12
 Level (dBnom) 4-6
 Level (Vpeak) 4-6
 MFAS Errs 4-7
 MFAS Rate 4-7
 MFAS Word 4-8
 NFAS Word 4-7
 Patt Loss 4-3
 Patt Slip 4-3
 Rcv Patt 4-3
 REBE Errs 4-9
 RT Delay 4-4
 Rx Byte 4-11
 Sa6Bits 4-9
 SES 4-13
 SL Delay 4-4
 Test Sec 4-3
 Time 4-4
 Timeslot 4-10
 Result Print item 3-42
 Results Categories
 CHAN. & SIGNALING 4-10
 LOGIC & TIME 4-2
 PERFORMANCE 4-12
 selecting 2-19
 SIGNAL, CODE & FAS 4-5
 SUMMARY 4-1
 RESULTS Control 2-21
 RESULTS control 2-19
 Results OK 4-2

Index

INTERCEPTOR 147A 2Mbit/s Analyzer

- RESULTS PRINT
Signaling Summary format 5-4
Standard format 5-3
Summary format 5-4
 Results Print
examples 5-3
 Results Unavail 4-2
 Round Trip Delay 3-22
 Round Trip Result 4-4
 RS232 Mode item 3-45
 RS232 Port item 3-47
 RT Delay Result 4-4
 Rx Byte Result 4-11
 RxTS (Receive Timeslots)
page 3-32
- S**
- Sa6Bits Result 4-9
 SCROLL 2-18
 SELECT 2-18
 SELF LOOP 2-4
 Send Clk Pol item 3-26
 SES Result 4-13
 SETUP 2-19
 Setup
basic setup procedure
 1-8
changing 3-1
recalling 3-54
storing 3-53
 Setup Categories
selecting 2-19
 SIGNAL 3-44
 SIGNAL, CODE & FAS
 Results 4-5
 Signal Lead Delay Result
 4-4
 Signaling Bits
selecting 3-37
setting 3-37
- Site ID Item 3-42
 SL Delay Result 4-4
 Speaker
description 2-20
when active 3-4
 Start item 3-51
 Starting a new test 2-17
 STATUS DATA INTERFACE
 2-5
 SUMMARY Results 4-1
Causes beeper to beep
 3-55
- T**
- TERM (2M Ref) 3-16
 Terminate Mode 2-15
 Test
restart 1-10
setting 3-3
starting a new 1-10
 TEST MODE Category
 3-2
 Test Mode item 3-3
 Test Sec Result 4-3
 Test Tone 3-4
 Testing
in-service 3-11
 The LEDs in the left
 (TRANSMIT) column
 illuminate 2-5
 Thru Mode item 3-11
 Time
setting 3-55
 Time Interval item 3-44
 Time item 3-55
 Time Result 4-4
 TIMED 3-43
 Timed Prints 3-43
 Timeslot 0 usage 3-13
 Timeslot 16 usage 3-13
 Timeslot Result 4-10

INTERCEPTOR 147A 2Mbit/s Analyzer

Timeslots

- active* 4-11
- Broadcast* 3-32
- receive* 3-32
- Restricted* 3-5
- selected* 3-23
- selecting* 3-28, 3-32
- transmit* 3-32
- unselected* 3-11
- TIMESLOTS Category*
3-28
- TRANSMITTER* 2-4
- TRANSMITTER*
 - connectors* 2-4
- Transmitter item* 3-11
- Transmitter Power*
 - turning off* 2-4
 - turning on or off* 3-11
- TS (Timeslot) page* 3-32
- TS Byte item* 3-23
- TS Idle item* 3-16
- TTC, contacting* 9-6
- Tx ABCD item* 3-37
- Tx Alarm item* 3-34
- Tx Clock Item* 3-14
- Tx Coding* 3-40
- Tx Idle ABCD item* 3-37
- Tx MFAS item* 3-36
- Tx NFAS item* 3-35
- TX to RX item* 3-5
- TxTS (Transmit Timeslots)*
page 3-32

U

- Unavl Sec Result* 4-13
- UNFRAMED* 3-13
- Unfreeze the display* 2-17
- Up/Down Arrows*
in display 2-18

V

- V.11 (T/U) item* 3-27
- V.11 interface* 3-6
- V.24 ASYNC* 3-6
 - pattern used for* 3-22
- V.24 SYNC* 3-6
- V.24A Data Bits item*
3-27
- V.24A Parity item* 3-26
- V.24A Stop Bits item*
3-27
- V.35 Interface*
 - V.35/306*
implementation
8-5
 - V.35 interface; V.35/306*
3-6
 - V.35/306* 2-8
- VOICE*
 - selecting a channel to*
monitor 2-20
- VOICE Test Mode* 3-4
- VOLUME* 2-20
- Volume*
 - control* 2-20

W

- Warning*
 - RX TIMESLOT RATE*
3-33
- Warnings* 1-4
- WORD (FAS Results)*
3-55

X

- X.21 interface* 3-6

Z

- Zooming in*
for Histogram Prints
5-7



INTERCEPTOR 147A 2Mbit/s Analyzer

Index